

General Description

The SQ33260 is a dual-channel synchronous rectification (SR) controller for LLC resonant converters.

The SQ33260 has extremely fast turn-off and high sink current capability, suitable for both continuous conduction mode (CCM) and discontinuous conduction mode (DCM).

The SQ33260 also integrates a dual-channel interlock function to prevent short circuits between the two channels and improve system reliability.

Under light load conditions, the SQ33260 will enter green mode, in which the gate driver is latched off to reduce driver loss and improve efficiency.

The SQ33260 is available in a compact SO8 package.

Features

- Dual-Channel SR Controller for LLC Resonant Converters
- Supports CCM, DCM Operation
- DA/DB Pins High-voltage Sensing up to 200V
- Wide 4.2V to 38V Power Supply Range
- 130µA Low Quiescent Current in Green Mode
- Dual-Channel Interlock to Prevent Short Circuit between Channels
- 15ns Fast Turn-Off Propagation Delay
- 1.7A Sink, 0.3A Source Gate Driver Capability
- Compact Package: SO8

Applications

- Gaming Adapters
- Desktop, All-in-One PCs
- AC/DC Adapters

Typical Application





Figure 1. Typical Application Circuit

Ordering Information

| Ordering Part Number | Package type | Top Mark |
|----------------------|---|---------------|
| SQ33260FAP | SO8 RoHS-Compliant and Halogen-Free | GELxyz |

x = year code, y = week code, z = lot number code

Pinout (top view)



Pin Description

| Pin No | Pin Name | Pin Description |
|--------|----------|--|
| 1 | GA | Channel A gate driver pin |
| 2 | GND | Power ground |
| 3 | MOD | Green mode timing set pin. Connect a resistor between this pin and GND to set the green mode timing. It is recommended to connect a 1nF capacitor between this pin and GND |
| 4 | DA | Channel A drain voltage sense pin |
| 5 | VSS | MOSFET source sense pin |
| 6 | DB | Channel B drain voltage sense pin |
| 7 | VDD | Power supply pin |
| 8 | GB | Channel B gate driver pin |

Block Diagram




Figure 2. Block Diagram

Absolute Maximum Ratings

| Parameter (Note 1) | Min | Max | Unit |
|-----------------------------------|------|-----|------|
| DA/DB | -1.5 | 200 | V |
| GA/GB | -0.3 | 16 | |
| VDD | -0.3 | 40 | |
| MOD | -0.3 | 6.5 | |
| VSS | -0.3 | 1 | |
| Junction Temperature, Operating | -45 | 150 | °C |
| Lead Temperature (Soldering, 10s) | | 260 | |
| Storage Temperature | -65 | 150 | |

Thermal Information

| Parameter (Note 2) | Min | Max | Unit |
|--|-----|-----|------|
| θ_{JA} Junction-to-Ambient Thermal Resistance | | 150 | °C/W |
| θ_{JC} Junction-to-Case Thermal Resistance | | 60 | |
| PD Power Dissipation $T_A = 25^\circ\text{C}$ | | 1.1 | W |

Recommended Operating Conditions

| Parameter (Note 3) | Min | Max | Unit |
|----------------------|-----|-----|------|
| DA/DB | -1 | 180 | V |
| VDD | 4.2 | 38 | V |
| Junction Temperature | -40 | 125 | °C |
| Ambient Temperature | -40 | 105 | |

Electrical Characteristics

(V_{VDD} = 12V, T_J = -40°C–125°C, unless otherwise specified (Note 4))

| Parameter | Symbol | Test Conditions | Min | Typ | Max | Unit | | |
|--|--|-----------------------------|--|------|------|------|------|----|
| VDD | VDD UVLO ON | V _{VDD_ON} | 3.45 | 3.7 | 3.95 | V | | |
| | VDD UVLO Hysteresis | V _{VDD_HYS} | 150 | 200 | 250 | mV | | |
| | Operating Current | I _{VDD_OP} | V _{VDD} = 12V, C _{LOAD} = 4.7nF, f _{SW} = 100kHz | | 17 | mA | | |
| | Quiescent Current | I _{VDD_STB} | DA/DB no switching | | 95 | 130 | 165 | μA |
| MOD | Green Mode Trigger Pulse Width | t _{MOD} | R _{MOD} = 100kΩ | | 1.5 | 2.3 | 2.9 | μs |
| | Green Mode Trigger Pulse Width Hysteresis | t _{MOD_HYS} | R _{MOD} = 100kΩ | | 0.25 | 0.4 | 0.55 | μs |
| | Time Threshold to Enter Green Mode | t _{MOD_DLY} | | | 55 | 80 | 105 | μs |
| | MOD Voltage Threshold to Disable Gate Voltage | V _{MOD_DISABLE_TH} | | | 0.06 | 0.13 | 0.2 | V |
| | MOD Voltage Threshold to Enable Hysteresis | V _{MOD_HYS} | | | 40 | 50 | 60 | mV |
| | MOD Pin Regulation Voltage | V _{MOD_REG} | | | 0.9 | 1 | 1.1 | V |
| DA/DB/VSS | Turn-On Threshold | V _{TH_ON} | -240 | -195 | -150 | mV | | |
| | Gate Pulldown Regulation Threshold | V _{DS_REG_DN} | -42 | -27 | -12 | mV | | |
| | Difference Value between Gate Pulldown and Pullup Regulation Threshold | V _{DS_DIFF_DN_UP} | | 16 | | mV | | |
| | Logic Turn-Off Threshold | V _{TH_LOG_OFF} | 20 | 40 | 60 | mV | | |
| GA/GB | GATE Pulldown Current before VDD UVLO On | I _{CLP} | V _{GA} , V _{GB} = 1V, V _{DA} , V _{DB} = 12V | | 200 | | mA | |
| | Maximum Source Current (Note 5) | I _{SOURCE_MAX} | C _{LOAD} = 4.7nF, V _{GA} , V _{GB} from 1V to 6V | | 0.3 | | A | |
| | Maximum Sink Current (Note 5) | I _{SINK_MAX} | C _{LOAD} = 4.7nF, V _{GA} , V _{GB} from 6V to 1V | | 1.7 | | A | |
| | Maximum Gate Value | | V _{VDD} = 5 V | 4.85 | 4.95 | 5 | V | |
| | | | V _{VDD} = 12 V | 9 | 10.2 | 11.3 | V | |
| | Minimum On-Time | t _{ON_MIN} | | | 65 | 100 | 135 | ns |
| | Minimum Off-Time | t _{OFF_MIN} | | | 920 | 1200 | 1430 | ns |
| | Turn-On Propagation Delay (Note 5) | t _{DLY_ON} | | | | 20 | | ns |
| Gate Fast Shunt Propagation Delay (Note 5) | t _{DLY_SHUNT} | | | | 15 | | ns | |
| OTP | Thermal Shutdown Temperature (Note 5) | T _{SD} | | | 165 | | °C | |
| | Hysteresis to Resume Operating (Note 5) | T _{OTP_HYS} | | | 15 | | °C | |

Note 1: Stresses beyond the “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.







Note 2: θ_{JA} is measured in the natural convection at T_A = 25°C on a 2oz two-layer Silergy evaluation board. Case temperature θ_{Jc} is measured at pin 4.







Note 3: The device is not guaranteed to function outside its operating conditions.

Note 4: Unless otherwise stated, limits are 100% production tested under pulsed load conditions such that T_A ≈ T_J = -40°C –125°C. Limits over the operating temperature range (See recommended operating conditions) and relevant voltage range(s) are guaranteed by design, test, or statistical correlation.

Note 5: Guaranteed by design or statistical correlation and not production tested.

Typical Performance Characteristics





Detailed Description

Gate Pin Pulldown before VDD ON

In the LLC converter, the primary side switch operates before the SQ33260 begins operating, then the drain-to-source voltage (V_{DS}) of the SR MOSFET is rapidly increasing as soon as the primary switch start operating. If the C_{GD} of the SR MOSFET is large, the gate voltage of the SR MOSFET will be pulled up, resulting in false turn-on.

To resolve this problem, the SQ33260 provides a gate pulldown function. As shown in Figure 3, the gate voltage of SR MOSFET will be pulled down when the VDD voltage is less than V_{VDD_ON} .




Figure 3. Timing Diagram of SR Gate Waveform

Power Supply and Driver

The internal logic circuit is powered by the VDD pin. When the VDD voltage is greater than V_{VDD_ON} , the SQ33260 starts operation, and the driver amplitude follows the VDD voltage. The device clamps the gate driver voltage to a maximum level of 10.3V to achieve low driving loss and compatibility with different MOSFETs, as shown in Figure 3.

Turn-On

As shown in Figure 4, at $t = t_0$, V_{DS} is lower than V_{TH_ON} and the SR MOSFET will be turned on after a short delay time (t_{DLY_ON}).

Gate Amplitude Control

In normal applications, gate voltage should be high to obtain a lower $R_{DS(ON)}$ and increase efficiency. However, the high level gate voltage at turn-on is not ideal in an LLC SR circuit, because it cannot achieve accurate zero-crossing current. SQ33260 uses smart gate regulation control method, shown in Figure 4:

- t_1-t_2 : Gate voltage is pulled up by a maximum 300mA charge current.
- t_2-t_3 : Gate amplitude remains at the maximum value.
- t_3-t_4 : Gate amplitude is pulled down to slow the rise of V_{DS} .




Figure 4. Waveform of Operating in Heavy Load

Turn-Off

As shown in Figure 4, at $t = t_4$, V_{DS} crosses the turn-off threshold ($V_{TH_LOG_OFF}$) and the gate voltage is pulled down to 0 and locked after a short delay time (t_{DLY_SHUNT}).

Green Mode

During light loads, the gate driver of the SQ33260 is latched off to reduce driver loss and improve efficiency.

During each switching cycle, the SQ33260 compares the pulse width of Channel B with the green mode time threshold (t_{MOD}). If the pulse width of Channel B is less than t_{MOD} within time t_{MOD_DLY} , the IC will shut down the driver of both channels and enter green mode, as shown in Figure 5.




Figure 5. Enter Green Mode

In green mode, the SQ33260 monitors the body diode conduction time of the SR MOSFET for each switching cycle of Channel B, and if the body diode conduction time of the SR MOSFET is greater than t_{MOD} , the IC will exit green mode at the next SR MOSFET turn-on time, as shown in Figure 6.




Figure 6. Exit Green Mode

Green mode enter timing (t_{MOD}) can be programmed by connecting a resistor (R_{MOD}) between the MOD pin and GND. t_{MOD} can be calculated using the following equation:

$$t_{MOD} = \frac{R_{MOD} \times 2.3\mu s}{100k\Omega}$$

The recommended range of R_{MOD} is 50k Ω to 200k Ω .

Dual-Channel Gate Interlock

In order to prevent short circuits between the two channels, the SQ33260 provides a dual-channel interlock function. When the SR MOSFET of Channel A turns on, the SQ33260 disables the SR MOSFET gate driver of Channel B, until the SR MOSFET of Channel A turns off and the V_{DS} of Channel A is greater than 2V, as shown in Figure 7.




Figure 7. Channel Interlock Waveform

Overtemperature Protection (OTP)

If the IC die temperature rises above 165°C, the SQ33260 will stop driving the SR MOSFET and keep gate voltage to 0V. When die temperature drops below 150°C, the IC will resume normal operation.

Typical Application

Figure 8 shows a typical application circuit for a 24V/10A LLC converter. The circuit includes a primary-side controller and an SR controller (SQ33260).




Figure 8. Typical Application Circuit

BOM List (SR Part)

| Designator | Description | Part Number | Manufacturer |
|------------|---------------------------|-------------------|--------------|
| QS1, QS2 | 60V/6.2m Ω /DFN5*6 | AON6262E | ALPHA&OMEGA |
| RS1, RS2 | 1k Ω /0805 | 0805W8F1001T5E | UNI-ROYAL |
| RS3 | 10 Ω /0805 | 0805W8F100JT5E | UNI-ROYAL |
| RS4 | 51k Ω /0805 | 0805W8F5102T5E | UNI-ROYAL |
| CS3 | 1 μ F/50V/X7R, 0805 | CC0805KKX7R9BB105 | YAGEO |
| CS4 | 1nF/25V/X7R, 0805 | CC0805KRX7R0BB102 | YAGEO |

Design Procedure and Example

SR MOSFET Selection

Generally, the conduction loss will be reduced by using a lower $R_{DS(ON)}$ MOSFET, but the switching losses have to also be considered. To reduce total loss, $R_{DS(ON)}$ should be selected considering the efficiency, thermal performance, and MOSFET cost. MOSFET $R_{DS(ON)}$ should be no less than $V_{DS_REG_UP}(-45mV)/I_{OUT}$. For example, in an LLC converter with 10A output, $R_{DS(ON)}$ can be calculated as follows:

$$R_{DS(ON)} \geq \frac{-V_{DS_REG_UP}}{I_{OUT}} \approx 4.5m\Omega$$

When selecting the MOSFET, the maximum V_{DS} should be lower than the breakdown derated voltage. For example, in an LLC converter with 24V output and a derating coefficient of 0.9, the MOSFET breakdown voltage can be calculated as follows:

$$V_{DS(BR)} \geq \frac{V_{DS_MAX}}{K_{Derating}} = \frac{2(V_o + V_{spike})}{K_{Derating}} = \frac{2 \times (24 + 2)}{0.9} = 57.7V$$

A 60V/6.2mΩ MOSFET is selected as the SR MOSFET in the 24V/10A LLC converter.

External Components Selection

Consider the following when selecting external components:

- The SQ33260 is powered directly by the VDD pin. To enhance system ESD performance, the recommended value of RS3 is 10Ω and the recommended value of CS3 is 1μF.
- In order to reduce the influence of negative voltages, a 1kΩ resistor should be used in series with the DA/DB pins.
- It is recommended to add a 1nF capacitor between the MOD pin and GND. The recommended R_{MOD} range is 50kΩ to 200kΩ.

Layout Design

Follow these PCB layout guidelines for optimal performance:

- Keep the circuit loop of all switching circuits small: secondary power loop, secondary RC snubber circuit loop, and IC power supply loop.
- The routing should be as symmetrical as possible, and the VSS connection should use two parallel traces as far as possible to reduce the asymmetry of the two channel drivers and to avoid thermal differences between the two MOSFETs.
- The coupling capacitance between the DSEN and the drive signal should be reduced as much as possible to prevent noise from interfering with the drive signal.

Bottom View






Figure 9. Suggested PCB Layout


SO8 Package outline




Top view



Side view



Front view




Recommended Pad Layout
(Reference only)

Note: All dimensions are in millimeters and exclude mold flash and metal burr.


Tape and Reel Specification

Tape dimensions (SO8)



Feeding direction →

Reel dimensions



| Package type | Tape width (mm) | Pocket pitch(mm) | Reel size (Inch) | Trailer length (mm) | Leader length (mm) | Qty per reel |
|--------------|-----------------|------------------|------------------|---------------------|--------------------|--------------|
| SO8 | 12 | 8 | 13" | 400 | 400 | 2500 |

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, however, not warranted. Please make sure that you have the latest revision.

| Date | Revision | Change |
|---------------|-----------------|-----------------|
| July 30, 2024 | Revision 1.0 | Initial Release |

IMPORTANT NOTICE

1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.

2. **Applications.** Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.

3. **Limited warranty and liability.** Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.

4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

5. **Terms and conditions of commercial sale.** Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at <http://www.silergy.com/stdterms>, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.

6. **No offer to sell or license.** Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com

©2024 Silergy Corp.

All Rights Reserved.