2/3/4-Phase Controller for CPU Applications

The NCP5393B is a multiphase synchronous buck regulator controller designed to power the Core and Northbridge of an AMD microprocessor. The controller has a user configurable two, three, or four phase regulator for the Core and an independent single phase regulator to power the microprocessor Northbridge. The NCP5393B incorporates differential voltage sensing, differential phase current sensing, optional load–line voltage positioning, and programmable $V_{\rm DD}$ and $V_{\rm DDNB}$ offsets to provide accurately regulated power parallel– and serial–VID AMD processors. Dual–edge multiphase modulation provides the fastest initial response to dynamic load events. This reduces system cost by requiring less bulk and ceramic output capacitance to meet transient regulation specifications.

High performance operational error amplifiers are provided to simplify compensation of the V_{DD} and V_{DDNB} regulators. Dynamic Reference Injection further simplifies loop compensation by eliminating the need to compromise between response to load transients and response to VID code changes.

Features

- Meets AMD's Hybrid VR Specifications
- Up to Four V_{DD} Phases
- Single-Phase V_{DDNB} Controller
- Dual-Edge PWM for Fastest Initial Response to Transient Loading
- High Performance Operational Error Amplifiers
- Internal Soft Start and Slew Rate Limiting
- Dynamic Reference Injection (Patent #US07057381)
- DAC Range from 12.5 mV to 1.55 V
- $\pm 0.6\%$ DAC Accuracy from 0.8 V to 1.55 V
- V_{DD} and V_{DD} Offset Ranges 0 mV 800 mV
- True Differential Remote Voltage Sense Amplifiers
- Phase-to-Phase I_{DD} Current Balancing
- Differential Current Sense Amplifiers for Each Phase of Each Output
- "Lossless" Inductor Current Sensing for V_{DD} and V_{DDNB} Outputs
- Supports Load Lines (Droop) for V_{DD} and V_{DDNB} Outputs
- Oscillator Range of 100 kHz 1 MHz
- Tracking Over Voltage Protection
- \bullet Output Inductor DCR–Based Over Current Protection for V_{DD} and V_{DDNB} Outputs
- Guaranteed Startup into Precharged Loads
- Temperature Range: 0°C to 70°C
- This is a Pb-Free Device

Applications


- Desktop Processors
- Server Processors
- High-End Notebook PCs



ON Semiconductor®

http://onsemi.com

MARKING DIAGRAM



CASE 485AJ



A = Assembly Location

WL = Wafer Lot
 YY = Year
 WW = Work Week
 G = Pb-Free Package

ORDERING INFORMATION

| Device | Package | Shipping [†] |
|---------------|--------------------|-----------------------|
| NCP5393BMNR2G | QFN48 (Pb-Free) | 2500 / Tape & Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.




Figure 1. Pinout




Figure 2. NCP5393B Block Diagram




Figure 3. NCP5393B Configured for 3 + 1 Phases, with Optional Droop

NCP5393B PIN DESCRIPTIONS

| Pin No. | Symbol | Description |
|---------|------------|--|
| 1 | VCCA | 5 V supply pin for the NCP5393B. The $V_{\rm CC}$ bypassing capacitance must be connected between this pin and GND (preferably returned to the package flag). |
| 2 | GND | Small-signal power supply return. This pin should be tied directly to the package flag (exposed pad). |
| 3 | COMP | Output of the voltage error amplifier for the V _{DD} regulator. |
| 4 | FB | Voltage error amplifier inverting input for the V _{DD} regulator. |
| 5 | DROOP | Voltage output signal proportional to total current drawn from the V _{DD} regulator. Used when load line operation ("droop") is desired. |
| 6 | VS+ | Non-inverting input to the differential remote sense amplifier for the V _{DD} regulator. |
| 7 | VS- | Inverting input to the differential remote sense amplifier for the V _{DD} regulator. |
| 8 | OFFSET | Input for offset voltage to be added to the V_{DD} DAC's output voltage. Ground this pin for zero V_{DD} offset. |
| 9 | DIFFOUT | Output of the differential remote sense amplifier for the V _{DD} regulator. |
| 10 | VFIX | When pulled low, this pin causes the levels on the SVC (VID3) and SVD (VID2) pins to be decoded as a two–bit DAC code, which controls the V_{DD} and VDDNB outputs. Internally pulled high by 5 μ A to V_{CC} |
| 11 | 12VMON | UVLO monitor input for the 12 V power rail. |
| 12 | PSI_L | Determines number of phases operating in PSI_L mode. Phase shed count is locked upon ENABLE assertion. After soft–start, becomes power saving control in PVID mode. Low = phase shed operation, High = normal operation. |
| 13 | CS1 | Non-inverting input to current sense amplifier #1 for the V_{DD} regulator. See Table: "Pin Connections vs. Phase Count" |
| 14 | CS1N | Inverting input to current sense amplifier #1 for the V _{DD} regulator. See Table: "Pin Connections vs. Phase Count" |
| 15 | CS2 | Non-inverting input to current sense amplifier #2 for the V_{DD} regulator. See Table: "Pin Connections vs. Phase Count" |
| 16 | CS2N | Inverting input to current sense amplifier #2 for the V _{DD} regulator. See Table: "Pin Connections vs. Phase Count" |
| 17 | CS3 | Non-inverting input to current sense amplifier #3 for the V_{DD} regulator. See Table: "Pin Connections vs. Phase Count" |
| 18 | CS3N | Inverting input to current sense amplifier #3 for the V _{DD} regulator. See Table: "Pin Connections vs. Phase Count" |
| 19 | CS4 | Non-inverting input to current sense amplifier #4 for the V_{DD} regulator. See Table: "Pin Connections vs. Phase Count" |
| 20 | CS4N | Inverting input to current sense amplifier #4 for the V _{DD} regulator. See Table: "Pin Connections vs. Phase Count" |
| 21 | ILIM | Overcurrent shutdown threshold for V_{DD} and $VDDNB$. A resistor divider from ROSC to GND is typically used to develop an appropriate voltage on ILIM. |
| 22 | VCCB | 5 V supply pin. Tie this pin to VCCA (Pin 1). |
| 23 | NB_CS | Non-inverting input to the current sense amplifier for the VDDNB regulator |
| 24 | NB_CSN | Inverting input to the current sense amplifier for the VDDNB regulator |
| 25 | VID4 | Parallel Voltage ID DAC Input 4. Not used in SVI mode. |
| 26 | VID5 | Parallel Voltage ID DAC Input 5. Not used in SVI mode. |
| 27 | ROSC | A resistance from this pin to ground programs the V_{DD} and VDDNB oscillator frequencies. This pin supplies a trimmed output voltage of 2 V. |
| 28 | NB_DIFFOUT | Output of the differential remote sense amplifier for the VDDNB regulator. |
| 29 | NB_OFFSET | Input for offset voltage to be added to the VDDNB DAC's output voltage. Ground this pin for zero VDDNB offset. |
| 30 | NB_VS- | Inverting input to the differential remote sense amplifier for the VDDNB regulator. |
| 31 | NB_VS+ | Non-inverting input to the differential remote sense amplifier for the VDDNB regulator. |

NCP5393B PIN DESCRIPTIONS

| Pin No. | Symbol | Description |
|---------|----------|---|
| 32 | NB_DROOP | Voltage output signal proportional to total current drawn from the VDDNB regulator. Used when load line operation ("droop") is desired. |
| 33 | NB_FB | Voltage error amplifier inverting input for the V _{DDNB} regulator. |
| 34 | NB_COMP | Output of the voltage error amplifier for the V _{DDNB} regulator. |
| 35 | VID0 | Parallel Voltage ID DAC Input 0. Not used in SVI mode. |
| 36 | VID1 | Parallel Voltage ID DAC Input 1. Also used for PVI or SVI mode selection. |
| 37 | PWROK | System power supplies status input. Used in SVI mode only. |
| 38 | ENABLE | High = Run, Low = Standby/Reset. |
| 39 | VID3/SVC | Parallel Voltage ID DAC Input 1. Also used in SVI mode. |
| 40 | VID2/SVD | Parallel Voltage ID DAC Input 1. Also used in SVI mode. |
| 41 | PWRGOOD | Open drain output. High indicates that the active output(s) are within specification. Internally pulled high by 5 μA to V_{CC} |
| 42 | NB_DRVON | Bidirectional Gate Drive Enable to the gate driver for the V _{DDNB} regulator. |
| 43 | DRVON | Bidirectional Gate Drive Enable to gate drivers for the V _{DD} regulator. |
| 44 | NB_G | PWM output to the V _{DDNB} gate driver. |
| 45 | G4 | PWM output #4. See Table: "Pin Connections vs. Phase Count" |
| 46 | G3 | PWM output #3. See Table: "Pin Connections vs. Phase Count" |
| 47 | G2 | PWM output #2. See Table: "Pin Connections vs. Phase Count" |
| 48 | G1 | PWM output #1. See Table: "Pin Connections vs. Phase Count" |
| FLAG | PGND | High-current power supply return via metal pad (flag) underneath package. The package flag should be tied directly to Pin 2. |

PIN CONNECTIONS VS. PHASE COUNT

| Number of Phases | G4 | G3 | G2 | G1 | CS4 & CS4N | CS3 & CS3N | CS2 & CS2N | CS1 & CS1N |
|---------------------|---------------|----------------|---------------|----------------|-------------------------------|---------------------|----------------------------------|---------------------|
| 4 | Phase 4 | Phase 3 | Phase 2 | Phase 1 | Phase 4 CS | Phase 3 CS | Phase 2 CS | Phase 1 CS |
| | Out | Out | Out | Out | Input | Input | Input | Input |
| 3 | Tie to | Phase 3 | Phase 2 | Phase 1 | Tie to GND | Phase 3 CS | Phase 2 CS | Phase 1 CS |
| | GND | Out | Out | Out | or V _{DD} | Input | Input | Input |
| 2 | Tie to GND | Phase 2 Out | Tie to GND | Phase 1 Out | Tie to GND or V _{DD} | Phase 2 CS input | Tie to GND or V _{DD} | Phase 1 CS Input |

ABSOLUTE MAXIMUM RATINGS ELECTRICAL INFORMATION

| Pin Symbol | V _{MAX} | V _{MIN} | I _{SOURCE} | I _{SINK} |
|---------------------|------------------|------------------|---------------------|-------------------|
| 12VMON | 25 V | -0.3 V | N/A | 50 μΑ |
| VCC | 7.0 V | -0.3 V | N/A | 10 mA |
| COMP, NB_COMP | 5.5 V | -0.3 V | 10 mA | 10 mA |
| DROOP, NB_DROOP | 5.5 V | -0.3 V | 5 mA | 5 mA |
| DIFFOUT, NB_DIFFOUT | 5.5 V | -0.3 V | 20 mA | 20 mA |
| DRVON, NB_DRVON | 5.5 V | -0.3 V | 5 mA | 10 mA |
| PWRGOOD | 5.5 V | -0.3 V | N/A | 20 mA |
| VS+, NB_VS+ | 3 V | -0.3 V | 1 mA | 1 mA |
| VS-, NB_VS- | 0.3 V | -0.3 V | 1 mA | 1 mA |
| ROSC | 5.5 V | -0.3 V | 1 mA | N/A |
| All Other Pins | 5.5 V | -0.3 V | N/A | N/A |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

NOTE: All signals are referenced to GND unless noted otherwise.

THERMAL INFORMATION

| Rating | Symbol | Value | Unit |
|---|------------------|-------------|------|
| Thermal Characteristic, QFN Package (Note 1) | $R_{	hetaJA}$ | 30.5 | °C/W |
| Operating Junction Temperature Range (Note 2) | T _J | 0 to 125 | °C |
| Operating Ambient Temperature Range | T _A | 0 to 70 | °C |
| Maximum Storage Temperature Range | T _{STG} | -55 to +150 | °C |
| Moisture Sensitivity Level, QFN Package | MSL | 1 | |

^{*} The maximum package power dissipation must be observed.

1. JESD 51–5 (1S2P Direct–Attach Method) with 0 LFM.

^{2.} JESD 51-7 (1S2P Direct-Attach Method) with 0 LFM.

ELECTRICAL CHARACTERISTICS (Unless otherwise stated: 0°C≤T_A≤70°C; 4.75 V≤V_{CC}≤5.25 V; All DAC Codes; C_{VCC} = 0.1 µF)

| Parameter | Test Conditions | Min | Тур | Max | Unit |
|---|--|------------------|-------------|---------------|---------------|
| ERROR AMPLIFIERS (V _{DD} & V _{DDNB} |) | • | • | | • |
| Input Bias Current | | -200 | _ | 200 | nA |
| Input Offset Voltage (Note 3) | V+ = V- = 1.3V | -1.0 | _ | 1.0 | mV |
| Open Loop DC Gain | C_L = 60 pF to GND, R_L = 10 k Ω to GND | _ | 80 | - | dB |
| Open Loop Unity Gain Bandwidth | $C_L = 60 \text{ pF to GND}, R_L = 10 \text{ k}\Omega \text{ to GND}$ | _ | 15 | _ | MHz |
| Open Loop Phase Margin | $C_L = 60 \text{ pF to GND}, R_L = 10 \text{ k}\Omega \text{ to GND}$ | _ | 70 | - | deg |
| Slew Rate | ΔV_{IN} = 100 mV, AV = -10 V/V, 1.5 V < V_{COMP} < 2.5 V, C_L = 60 pF, DC Loading = \pm 125 μ A | _ | 5 | _ | V/µs |
| Maximum Output Voltage | 10 mV of Overdrive, I _{SOURCE} = 2.0 mA | 3.5 | _ | - | V |
| Minimum Output Voltage | 10 mV of Overdrive, I _{SINK} = 2.0 mA | _ | - | 1.0 | V |
| Output Source Current (Note 3) | 10 mV of Overdrive, V _{OUT} = 3.5 V | _ | 2 | - | mA |
| Output Sink Current (Note 3) | 10 mV of Overdrive, V _{OUT} = 1.0 V | | 2 | - | mA |
| DIFFERENTIAL SUMMING AMPLIFI | ERS (V _{DD} & V _{DDNB}) | * | | | • |
| VS- Input Bias Current | VS- Voltage at 0 V | | 33 | | μА |
| VS+ Input Resistance | DRVON = Low | | 1.0 | | kΩ |
| | DRVON = High | | 7 | | |
| VS+ Input Bias Voltage | DRVON = Low | | 0.37 | | V |
| • | DRVON = High | | 0.05 | | |
| VS+ Input Voltage Range (Note 3) | | -0.3 | _ | 3.0 | V |
| VS- Input Voltage Range (Note 3) | | -0.3 | _ | 0.3 | V |
| -3dB Bandwidth (Note 3) | C_L = 80 pF to GND, R_L = 10 k Ω to GND | | 15 | | MHz |
| DC gain, VS+ to DIFFOUT | VS+ to VS- = 0.5 V to 2.35 V | 0.982 | 1.0 | 1.022 | V/V |
| DAC Accuracy (Measured at VS+) | Closed Loop Measurement, Error Amplifier Inside the Loop. 1.0125 V \leq VDAC \leq 1.5500 V 0.8000 V \leq VDAC \leq 1.0000 V 12.5 mV \leq VDAC \leq 0.8000 V | -0.5 -5 -8 | - - - | 0.5 5 8 | % mV mV |
| Slew Rate | ΔV_{IN} = 100 mV, ΔV_{OUT} = 1.3 V–1.2 V | | 10 | | V/μs |
| Maximum Output Voltage | I _{SOURCE} = 2 mA | 2.0 | | | ٧ |
| Minimum Output Voltage | I _{SINK} = 2 mA | | | 0.5 | V |
| Output source current (Note 3) | V _{OUT} = 3 V | | 2.0 | | mA |
| Output sink current (Note 3) | V _{OUT} = 0.5 V | | 2.0 | | mA |
| DROOP AMPLIFIERS (V _{DD} & V _{DDNB} |) | | ı | | l. |
| Gain from Current Sense Input to Droop Amplifier Output | 0 mV < (CSx - CSxN) < 60 mV | 5.7 | 6.0 | 6.3 | V/V |
| Droop Amplifier DC Output Voltage | tput Voltage | | 1.3 | | V |
| Slew Rate | C_L = 20 pF to GND, R_L = 1 k Ω to GND | | 5.0 | - | V/μs |
| Maximum Output Voltage | I _{SOURCE} = 4.0 mA | | _ | - | V |
| Minimum Output Voltage | I _{SINK} = 1.0 mA | _ | _ | 1.0 | V |
| Output Source Current (Note 3) | V _{OUT} = 3.0 V | _ | 4.0 | _ | mA |
| Output Sink Current (Note 3) | V _{OUT} = 1.0 V | | 1.0 | _ | mA |

^{3.} Guaranteed by design. Not production tested.

^{4.} For guaranteed Phase Shed Count upon ENABLE assertion, set the PSI_L pin voltage range between the values shown for Min and Max per the intended phase shed count.

ELECTRICAL CHARACTERISTICS (Unless otherwise stated: $0^{\circ}\text{C} \le T_{A} \le 70^{\circ}\text{C}$; 4.75 V \le V_{CC} \le 5.25 V; All DAC Codes; C_{VCC} = 0.1 μ F)

| Parameter | Test Conditions | Min | Тур | Max | Unit |
|---|---|-------------------|-------------|-------------------|--|
| CURRENT SENSE AMPLIFIERS (VDE | o & V _{DDNB}) | | • | | |
| Input Bias Current | CSx = CSxN = 1.4 V | -50 | - | 50 | nA |
| Common Mode Input Voltage Range | | -0.3 | - | 2.6 | V |
| Differential Mode Input Voltage Range (Note 3) | | -120 | - | 120 | mV |
| Input Offset Voltage (Note 3) | CSx = CSxN = 1.00 V | -1.0 | - | 1.0 | mV |
| Gain from Current Sense Input to PWM Comparator | 0 mV < (CSx - CSxN) < 60 mV | 5.0 | 6.0 | 7.0 | V/V |
| INTERNAL OFFSET VOLTAGE | | • | | • | • |
| Voltage at Error Amplifier Non-Inverting Inputs | | _ | 1.3 | _ | V |
| DRVON & NB_DRVON | | | | | |
| Output Voltage (High) | Sourcing 500 μA | 3.0 | - | _ | V |
| Output Voltage (Low) | Sinking 500 μA | - | - | 0.7 | V |
| Delay Time | Propagation Delays | - | 10 | - | ns |
| Active Internal Pull-up Resistance | Sourcing 500 μA | - | 2.0 | - | kΩ |
| Active Internal Pull-down Resistance | Sinking 500 μA | - | 150 | _ | Ω |
| Rise Time | C _L (PCB) = 20 pF, ΔV _{OUT} = 10% to 90% | _ | 130 | _ | ns |
| Fall Time | - | 15 | - | ns | |
| V _{DD} PWM OSCILLATOR | | | | | |
| Switching Frequency Range | | 100 | _ | 900 | kHz |
| Switching Frequency Accuracy 2- or 4-phase | ROSC = 49.9 kΩ ROSC = 24.9 kΩ ROSC = 10 kΩ | 196 380 760 | - - - | 226 420 981 | kHz |
| Switching Frequency Accuracy 3-phase | ROSC = 49.9 kΩ ROSC = 24.9 kΩ ROSC = 10 kΩ | 196 380 760 | _ _ _ | 226 420 981 | kHz |
| ROSC Output Voltage | 10 μA ≤ IROSC ≤ 200 μA | 1.94 | 2.0 | 2.06 | V |
| V _{DDNB} PWM OSCILLATOR | | • | | • | • |
| Switching Frequency | | - | 1.25 | _ | x f _{VDD} |
| PWM COMPARATORS (VDD & VDDNB |) | • | | • | • |
| Minimum Pulse Width (Note 3) | F _{SW} = 800 kHz | - | 30 | _ | ns |
| Propagation Delay (Note 3) | ±20 mV of Overdrive | - | 10 | - | ns |
| Magnitude of the PWM Ramp | | - | 1.0 | _ | V |
| 0% Duty Cycle | COMP Voltage at which the PWM Outputs Remain LOW | - | 0.2 | - | V |
| 100% Duty Cycle | COMP Voltage at which the PWM Outputs Remain HIGH | _ | 1.2 | _ | V |
| PWM Phase Angle Error | Between Adjacent Phases | -15 | | +15 | 0 |
| PWRGOOD OUTPUT | | | | | |
| PWRGOOD Output Voltage (Low) | I _{PGD} = 5 mA | - | - | 0.4 | V |
| PWRGOOD Rise Time | External Pullup of 1 k Ω to 5 V C _{TOTAL} = 45 pF, Δ V _{OUT} = 10% to 90% | _ | 125 | _ | ns |
| PWRGOOD High-State Leakage | V _{PWRGOOD} = 5.25 V | _ | - | 1 | μΑ |
| | | | 1 | | <u>. </u> |

Guaranteed by design. Not production tested.
 For guaranteed Phase Shed Count upon ENABLE assertion, set the PSI_L pin voltage range between the values shown for Min and Max per the intended phase shed count.

ELECTRICAL CHARACTERISTICS (Unless otherwise stated: $0^{\circ}C \le T_A \le 70^{\circ}C$; 4.75 $V \le V_{CC} \le 5.25$ V; All DAC Codes; $C_{VCC} = 0.1$ μF)

| Parameter | Test Conditions | Min | Тур | Max | Unit |
|--|--|-------------|-----------|-----------------|---------|
| PWRGOOD OUTPUT | | 1 | | • | |
| PWRGOOD Upper Threshold | V _{OUT} Increasing, DAC = 1.3 V (Wrt DAC) | _ | 300 | _ | mV |
| PWRGOOD Lower Threshold | V _{OUT} Decreasing, DAC = 1.3 V | _ | 350 | _ | mV |
| PWM OUTPUTS (V _{DD} & V _{DDNB}) | | 1 | · · | | |
| Output Voltage (High) | Sourcing 500 μA | 3.0 | - | V _{CC} | V |
| Output Voltage (Low) | Sinking 500 μA | - | _ | 0.15 | V |
| Rise and Fall Times | C _L = 50 pF, 0.7 V to 3.0 V or 3.0 V to 0.7 V | _ | 15 | - | ns |
| Tri-State Output Leakage | Gx = 2.5 V (x = 1–4 or NB) | -1.5 | _ | 1.5 | μΑ |
| Output Impedance – HIGH or LOW State | Resistance to V _{CC} or GND | - | 50 | - | Ω |
| VDD REGULATOR 2/3/4 PHASE DET | ECTION | • | | • | • |
| Gate Pin Source Current | | - | 80 | - | μА |
| Gate Pin Threshold Voltage | | - | 250 | - | mV |
| Phase Detect Timer | | - | 20 | - | μs |
| SLEW RATE LIMITERS | | • | | • | |
| Soft-Start Slew Rate | In Any Mode During Soft-Start | 0.64 | 0.8 | 0.96 | mV/μs |
| Slew Rate Limit | In Any Mode after Soft–Start Completes | - | 3.25 | - | mV/μs |
| VID INPUTS (Note: In SVI Mode, VID[2 in either fast-mode I2C or high-speed | 2] = Bidirectional "SVD' Line and VID[3] = "SVC" Clock Inp mode I2C) | ut supporti | ing AMD's | recomme | ndation |
| VID Input Voltage (High) | V _{HIGH} | 0.9 | _ | - | V |
| VID Input Voltage (Low) | V _{LOW} | _ | _ | 0.6 | V |
| VID Hysteresis | V _{HIGH} – V _{LOW} or V _{LOW} – V _{HIGH} | - | 100 | - | mV |
| Input Pulldown Current | V _{IN} = 0.6 V – 1.9 V | - | 15 | - | μΑ |
| SVD Output Voltage (Low) | In SVI Mode, I _{SINK} = 5 mA | 0 | - | 0.25 | V |
| ENABLE INPUT | | | | | |
| ENABLE Input Voltage (High) | V _{HIGH} | 2.0 | _ | - | V |
| ENABLE Input Voltage (Low) | V _{LOW} | - | - | 0.8 | V |
| Enable Hysteresis | Low – High or High – Low | - | 200 | - | mV |
| Enable Input Pull-Up Current | Internal Pullup to V _{CC} | - | 15 | - | μΑ |
| VFIXEN INPUT (Active-Low Input) | | | | | |
| VFIXEN Input Voltage (High) | V _{HIGH} | 0.9 | - | - | V |
| VFIXEN Input Voltage (Low) | V _{LOW} | - | - | 0.6 | V |
| VFIXEN Hysteresis | Low – High or High – Low | | 100 | | mV |
| VFIXEN Input Pull-Up Current | Internal Pullup to V _{CC} | - | 15 | - | μΑ |
| PSI_L (Power Saving Phase Shed ar | nd Control, Active Low) (This pin is used in PVI mode on | ly) | | | |
| PSI_L Phase Shed Count (Note 4) | Before Enable Assertion, No Phase Shedding while PSI_L Active | | _ | 0.6 | V |
| PSI_L Phase Shed Count (Note 4) | Before ENABLE Assertion, Phase Shed to 2 Phases | | - | 1.1 | V |
| PSI_L Phase Shed Count (Note 4) | Before ENABLE Assertion, Phase Shed to 1 Phase | | _ | - | V |
| | Delote LIVADLE Assertion, I have offed to 11 have | 1.3 | | | |
| PSI_L Input Voltage (High) | After Soft-Start, V _{HIGH} | 0.9 | - | - | V |
| PSI_L Input Voltage (High) PSI_L Input Voltage (Low) | | + | - | - 0.6 | V |

Guaranteed by design. Not production tested.
 For guaranteed Phase Shed Count upon ENABLE assertion, set the PSI_L pin voltage range between the values shown for Min and Max per the intended phase shed count.

ELECTRICAL CHARACTERISTICS (Unless otherwise stated: $0^{\circ}C \le T_A \le 70^{\circ}C$; $4.75 \text{ V} \le V_{CC} \le 5.25 \text{ V}$; All DAC Codes; $C_{VCC} = 0.1 \text{ }\mu\text{F}$)

| Parameter | Test Conditions | Min | Тур | Max | Unit |
|--|---|---------------------------|---------------------------|---------------------------|------|
| CURRENT LIMIT | | • | • | | |
| Current Sense Amp to I _{LIM} Gain | 20 mV < (CSx - CSxN) < 60 mV (CS inputs tied) | 5.7 | 6.0 | 6.3 | V/V |
| ILIM Pin Input Bias Current | | _ | _ | 0.5 | μΑ |
| ILIM Pin Working Voltage Range (Note 3) | | 0.2 | _ | 2.0 | V |
| ILIM Offset Voltage | Offset extrapolated to CSx-CSxN = 0 V, and referred to the ILIM pin | - | 30 | - | mV |
| Delay | | _ | 600 | _ | ns |
| VDDNB Current Limit Coefficient | | 1.0 | | V | |
| OFFSET INPUTS (V _{DD} & V _{DDNB}) | | • | • | | |
| Output Offset Voltage Above VDAC | | 0 | _ | 800 | mV |
| OUTPUT OVERVOLTAGE PROTECT | ION (V _{DD} & V _{DDNB}) | | | | |
| Over Voltage Threshold | In normal operation, with no VID changes | V _{DAC} + 220 | V _{DAC} + 235 | V _{DAC} + 250 | mV |
| VCCA UNDERVOLTAGE PROTECTION | DN . | | | | |
| VCCA UVLO Start Threshold | | 4.0 | 4.25 | 4.5 | V |
| VCCA UVLO Stop Threshold | | 3.8 | 4.05 | 4.3 | V |
| VCCA UVLO Hysteresis | | | 200 | | mV |
| INPUT SUPPLY CURRENT | | | | | |
| VCC Operating Current | ENABLE held Low, No PWM operation | - | 25 | 35 | mA |
| 12VMON | | | | | |
| 12VMON (High Threshold) | | 8 | 8.5 | 9 | V |
| 12VMON (Low Threshold) | | 7 | 7.5 | 8 | ٧ |
| 12VMON Hysteresis | Low – High or High – Low | | 1.0 | | V |

^{3.} Guaranteed by design. Not production tested.

^{4.} For guaranteed Phase Shed Count upon ENABLE assertion, set the PSI_L pin voltage range between the values shown for Min and Max per the intended phase shed count.




Figure 1. SS Time vs. Temperature

Figure 2. Enable Threshold Voltage vs.
Temperature

75

TYPICAL CHARACTERISTICS




Figure 3. I_{CC} Current vs. Temperature

Figure 4. 2/3/4 Phase Detection Threshold vs. Temperature




Figure 5. V_{CCP} Undervoltage Lockout Threshold Voltage vs. Temperature

Figure 6. ROSC Voltage vs. Temperature




Figure 7. 12VMON Undervoltage Lockout Threshold Voltage vs. Temperature




Figure 8. PWRGOOD Voltage vs. Temperature

Functional Description

General

NCP5393B is a universal CPU hybrid power Controller compatible with both Parallel VID interface (PVI) and Serial VID interface (SVI) protocols for AMD Processors. The Controller implements a single-phase control architecture to provide the Northbridge (NB) voltage on the same chip. For the CORE section, programmable 2– to-4 phase featuring Dual-Edge multiphase architecture is implemented. It embeds two independent controllers for CPU CORE and the integrated NB, each one with its set of protections.

The NCP5393B incorporates differential voltage sensing, differential phase current sensing, optional load–line voltage positioning, and programmable VDD and VDDNB offsets to provide accurately regulated power parallel– and serial–VID AMD processors. Dual–edge multiphase modulation provides the fastest initial response to dynamic load events.

NCP5393B also supports V_FIX mode for board debug and testing. In this particular configuration the SVI bus is used as a static bus configuring four operative voltages (through SVC and SVD) for both the sections and ignoring any serial–VID command.

NCP5393B is able to detect which kind of CPU is connected and configures itself to work as a Single-Plane PVI controller or Dual-Plane SVI controller.

Remote Output Sensing Amplifier (RSA)

A true differential amplifier allows the NCP5393B to measure VCore voltage feedback with respect to the VCore ground reference point by connecting the VCore reference point to VSP, and the VCore ground reference point to VSN. This configuration keeps ground potential differences between the local controller ground and the VCore ground reference point from affecting regulation of VCore between VCore and VCore ground reference points. The RSA also subtracts the DAC (minus VID offset) voltage, thereby producing an unamplified output error voltage at the DIFFOUT pin. This output also has a 1.3 V bias voltage as the floating ground to allow both positive and negative error voltages.

Precision Programmable DAC

A precision programmable DAC is provided and system trimmed. This DAC has 0.6% accuracy over the entire operating temperature range of the part. The NCP5393B is a Hybrid controller which supports both a six bit parallel VID interface (PVI) and a seven bit serial VID interface (SVI). The NCP5393B allows manufacturers to build a motherboard that will accommodate either parallel or serial VID processors in the same socket.

High Performance Voltage Error Amplifier

The error amplifier is designed to provide high slew rate and bandwidth. Although not required when operating as the controller of a voltage regulator, a capacitor from COMP to VFB is required for stable unity gain test configurations.

Gate Driver Outputs and 2/3/4 Phase Operation

The part can be configured to run in 2–, 3–, or 4–phase mode. In 2–phase mode, phases 1 and 3 should be used to drive the external gate drivers, G2 and G4 must be grounded. In 3–phase mode, gate output G4 must be grounded. In 4–phase mode all 4 gate outputs are used as shown in the 4–phase Applications Schematic. The Current Sense inputs of unused channels should be connected to GND or to V_{DD} . Please refer to table "PIN CONNECTIONS vs. PHASE COUNTS" for details.

Differential Current Sense Amplifiers and Summing Amplifier

Four differential amplifiers are provided to sense the output current of each phase. The inputs of each current sense amplifier must be connected across the current sensing element of the phase controlled by the corresponding gate output (G1, G2, G3, or G4). If a phase is unused, the differential inputs to that phase's current sense amplifier must be shorted together and connected to the GND or to $V_{\rm DD}$.

The current signals sensed from inductor DCR are fed into a summing amplifier to have a summed-up output. The outputs of current sense amplifiers control three functions. First, the summing current signal of all phases will go through DROOP amplifier and join the voltage feedback loop for output voltage positioning. Second, the output signal from DROOP amplifier also goes to ILIM amplifier to monitor the output current limit. Finally, the individual phase current contributes to the current balance of all phases by offsetting their ramp signals of PWM comparators.

Oscillator and Triangle Wave Generator

The controller embeds a programmable precision dual-Oscillator: one section is used for the CORE and it is a multiphase programmable oscillator managing equal phase-shift among all phases and the other section is used for the NB section. The oscillator's frequency is programmed by the resistance connected from the ROSC pin to ground. The user will usually form this resistance from two resistors in order to create a voltage divider that uses the ROSC output voltage as the reference for creating the current limit setpoint voltage. The oscillator frequency range is 100 kHz per phase to 1.0 MHz per phase. The oscillator generates up to 4 symmetrical triangle waveforms with amplitude between 1.3 V and 2.3 V. The triangle waves have a phase delay between them such that for 2-, 3- and 4-phase operation the PWM outputs are separated by 180, 120, and 90 angular degrees, respectively.

When the NB phase is enabled, in order to ensure that the VDDNB oscillator does not accidentally lock to the VDD oscillator, the VDDNB oscillator will free–run at a frequency which is nominally 1.25 ratio of $f_{\rm VDD}$.

CPU Support

NCP5393B is able to detect the CPU it is going to supply and configure itself to PVI or SVI mode. When in PVI mode, to address the CORE section the NCP5393B uses VID[5:0]. When in SVI mode NCP5393B uses VID2 and VID3 alone for SVC and SVD information respectively. Whether the controller is controlled by the serial or parallel interface is determined by sampling the VID1 line at the time that the voltage regulator enable line is asserted; if the VID1 line is high when Enable is asserted, the voltage regulator starts in PVI mode, otherwise the voltage regulator starts in SVI mode.

PVI - Parallel Interface

PVI is a 6-bit wide parallel interface to address the CORE Section reference. NB is kept in HiZ mode. Parallel mode operation is depicted in Figure 9. Voltage identifications for the 6bit AMD mode is given in Table 2.

The normal PVI startup sequence for the NCP5393B is as follows:

- 5 V is applied to the VCCA and VCCB pins to power the NCP5393B and 12 V is applied to 12VMON.
- The NCP5393B samples the load on the G4 and G2 pins. If these pins are tied to ground the operating mode will be altered from four phase mode, to three phase, or two phase operation.
- The system power sequence logic asserts the NCP5393B ENABLE pin:

- The NCP5393B will sample the VID1 line to determine whether to start in SVI or PVI mode.
 PVID mode is determined when VID1 = High.
- The NCP5393B samples the voltage on the PSI_L pin in order to determine the desired operating configuration during power saving mode.
- The Boot VID is captured from decoding the voltages on the VID[0:5].
- The NCP5393B V_{DD} regulator will soft-start and ramp to the initial Boot VID. The VDDNB regulator remains off (high-Z output).
- PWRGOOD is asserted by the NCP5393B.
- PWROK is not used in PVID mode.
- The NCP5393B will accept new VID codes on the parallel VID interface (See Table 2).
 See Figure 9 for details.

Table 1. Metal VID/BOOT VID

| | | Output Voltage | | |
|-----|-----|---------------------|--|--|
| svc | SVD | Pre-PWROK Metal VID | | |
| 0 | 0 | 1.1 V | | |
| 0 | 1 | 1.0 V | | |
| 1 | 0 | 0.9 V | | |
| 1 | 1 | 0.8 V | | |




Figure 9. Power Up Sequences in Parallel Mode Operation

Table 2. SIX-BIT PARALLEL VID CODES in PVI Modes

| SVID[5:0] | V _{OUT} (V) |
|-----------|----------------------|-----------|----------------------|-----------|----------------------|-----------|----------------------|
| 00_0000 | 1.5500 | 01_0000 | 1.1500 | 10_0000 | 0.7625 | 11_0000 | 0.5625 |
| 00_0001 | 1.5250 | 01_0001 | 1.1250 | 10_0001 | 0.7500 | 11_0001 | 0.5500 |
| 00_0010 | 1.5000 | 01_0010 | 1.1000 | 10_0010 | 0.7375 | 11_0010 | 0.5375 |
| 00_0011 | 1.4750 | 01_0011 | 1.0750 | 10_0011 | 0.7250 | 11_0011 | 0.5250 |
| 00_0100 | 1.4500 | 01_0100 | 1.0500 | 10_0100 | 0.7125 | 11_0100 | 0.5125 |
| 00_0101 | 1.4250 | 01_0101 | 1.0250 | 10_0101 | 0.7000 | 11_0101 | 0.5000 |
| 00_0110 | 1.4000 | 01_0110 | 1.0000 | 10_0110 | 0.6875 | 11_0110 | 0.4875 |
| 00_0111 | 1.3750 | 01_0111 | 0.9750 | 10_0111 | 0.6750 | 11_0111 | 0.4750 |
| 00_1000 | 1.3500 | 01_1000 | 0.9500 | 10_1000 | 0.6625 | 11_1000 | 0.4625 |
| 00_1001 | 1.3250 | 01_1001 | 0.9250 | 10_1001 | 0.6500 | 11_1001 | 0.4500 |
| 00_1010 | 1.3000 | 01_1010 | 0.9000 | 10_1010 | 0.6325 | 11_1010 | 0.4375 |
| 00_1011 | 1.2750 | 01_1011 | 0.8750 | 10_1011 | 0.6250 | 11_1011 | 0.4250 |
| 00_1100 | 1.2500 | 01_1100 | 0.8500 | 10_1100 | 0.6125 | 11_1100 | 0.4125 |
| 00_1101 | 1.2250 | 10_1101 | 0.8250 | 10_1101 | 0.6000 | 11_1101 | 0.4000 |
| 00_1110 | 1.2000 | 01_1110 | 0.8000 | 10_1110 | 0.5875 | 11_1110 | 0.3875 |
| 00_1111 | 1.1750 | 01_1111 | 0.7750 | 10_1111 | 0.5750 | 11_1111 | 0.3750 |

SVI - Serial Interface

SVI is a two wire, Clock and Data, bus that connects a single master (CPU) to one NCP5393B. The master initiates and terminates SVI transactions and drives the clock, SVC, and the data SVD, during a transaction. The slave receives the SVI transactions and acts accordingly. SVI wire protocol is based on fast–mode I2C.

PWROK is proprietary of the SVI protocol and is considered at start-up. The SVI mode operation is explained in Figure 10. The VID codes from the decoded SVI value are given in Table 3.

The normal SVI startup sequence for the NCP5393B is as follows:

- 5 V is applied to the VCCA and VCCB pins to power the NCP5393B and 12 V is applied to 12VMON.
- The NCP5393B samples the load on the G4 and G2 pins. If these pins are tied to ground the operating mode will be altered from four phase mode, to three phase, or two phase operation.
- The system power sequence logic asserts the NCP5393B ENABLE pin:

- The NCP5393B will sample the VID1 line to determine whether to start in SVI or PVI mode.
 SVID mode is determined when VID1 = Low.
- The NCP5393B samples the voltage on the PSI_L pin in order to determine the desired operating configuration during power saving mode.
- The Boot VID is captured from decoding the voltages on the VID3/SVC and VID2/SVD pins per Table 1 and stored.
- The NCP5393B will start the VDD and VDDNB regulators. Both regulators will soft start and ramp to the Boot VID Voltage (See Table 1).
- The NCP5393B asserts PWRGOOD.
- The system asserts PWROK The system processor will hold the boot VID voltage for at least 10us after PWROK signal is asserted
- Now the NCP5393B can accept new SVID codes on the serial VID interface (See Table 3).
- If the system should de-assert PWROK, then the NCP5393B will reset the Core and Northbridge VIDs and regulate at the Boot VID voltage.

Table 3. SEVEN-BIT SERIAL VID CODES for SVI Mode

| SVID[6:0] | V _{OUT} (V) |
|-----------|----------------------|-----------|----------------------|-----------|----------------------|-----------|----------------------|
| 000_0000 | 1.5500 | 010_0000 | 1.1500 | 100_0000 | 0.7500 | 110_0000 | 0.3500 |
| 000_0001 | 1.5375 | 010_0001 | 1.1375 | 100_0001 | 0.7375 | 110_0001 | 0.3375 |
| 000_0010 | 1.5250 | 010_0010 | 1.1250 | 100_0010 | 0.7250 | 110_0010 | 0.3250 |
| 000_0011 | 1.5125 | 010_0011 | 1.1125 | 100_0011 | 0.7125 | 110_0011 | 0.3125 |
| 000_0100 | 1.5000 | 010_0100 | 1.1000 | 100_0100 | 0.7000 | 110_0100 | 0.3000 |
| 000_0101 | 1.4875 | 010_0101 | 1.0875 | 100_0101 | 0.6875 | 110_0101 | 0.2875 |
| 000_0110 | 1.4750 | 010_0110 | 1.0750 | 100_0110 | 0.6750 | 110_0110 | 0.2750 |
| 000_0111 | 1.4625 | 010_0111 | 1.0625 | 100_0111 | 0.6625 | 110_0111 | 0.2625 |
| 000_1000 | 1.4500 | 010_1000 | 1.0500 | 100_1000 | 0.6500 | 110_1000 | 0.2500 |
| 000_1001 | 1.4375 | 010_1001 | 1.0375 | 100_1001 | 0.6325 | 110_1001 | 0.2375 |
| 000_1010 | 1.4250 | 010_1010 | 1.0250 | 100_1010 | 0.6250 | 110_1010 | 0.2250 |
| 000_1011 | 1.4125 | 010_1011 | 1.0125 | 100_1011 | 0.6125 | 110_1011 | 0.2125 |
| 000_1100 | 1.4000 | 010_1100 | 1.0000 | 100_1100 | 0.6000 | 110_1100 | 0.2000 |
| 000_1101 | 1.3875 | 010_1101 | 0.9875 | 100_1101 | 0.5875 | 110_1101 | 0.1875 |
| 000_1110 | 1.3750 | 010_1110 | 0.9750 | 100_1110 | 0.5750 | 110_1110 | 0.1750 |
| 000_1111 | 1.3625 | 010_1111 | 0.9625 | 100_1111 | 0.5625 | 110_1111 | 0.1625 |
| 001_0000 | 1.3500 | 011_0000 | 0.9500 | 101_0000 | 0.5500 | 111_0000 | 0.1500 |
| 001_0001 | 1.3375 | 011_0001 | 0.9375 | 101_0001 | 0.5375 | 111_0001 | 0.1375 |
| 001_0010 | 1.3250 | 011_0010 | 0.9250 | 101_0010 | 0.5250 | 111_0010 | 0.1250 |
| 001_0011 | 1.3125 | 011_0011 | 0.9125 | 101_0011 | 0.5125 | 111_0011 | 0.1125 |
| 001_0100 | 1.3000 | 011_0100 | 0.9000 | 101_0100 | 0.5000 | 111_0100 | 0.1000 |
| 001_0101 | 1.2875 | 011_0101 | 0.8875 | 101_0101 | 0.4875 | 111_0101 | 0.0875 |
| 001_0110 | 1.2750 | 011_0110 | 0.8750 | 101_0110 | 0.4750 | 111_0110 | 0.0750 |
| 001_0111 | 1.2625 | 011_0111 | 0.8625 | 101_0111 | 0.4625 | 111_0111 | 0.0625 |
| 001_1000 | 1.2500 | 011_1000 | 0.8500 | 101_1000 | 0.4500 | 111_1000 | 0.0500 |
| 001_1001 | 1.2375 | 011_1001 | 0.8375 | 101_1001 | 0.4375 | 111_1001 | 0.0375 |
| 001_1010 | 1.2250 | 011_1010 | 0.8250 | 101_1010 | 0.4250 | 111_1010 | 0.0250 |
| 001_1011 | 1.2125 | 011_1011 | 0.8125 | 101_1011 | 0.4125 | 111_1011 | 0.0125 |
| 001_1100 | 1.2000 | 011_1100 | 0.8000 | 101_1100 | 0.4000 | 111_1100 | OFF |
| 001_1101 | 1.1875 | 011_1101 | 0.7875 | 110_1101 | 0.3875 | 111_1101 | OFF |
| 001_1110 | 1.1750 | 011_1110 | 0.7750 | 101_1110 | 0.3750 | 111_1110 | OFF |
| 001_1111 | 1.1625 | 011_1111 | 0.7625 | 101_1111 | 0.3625 | 111_1111 | OFF |




Figure 10. Power-Up Sequence in Serial Mode Operation

Hardware Jumper Override - V_FIX

VFIX is an active low pin and when it is pulled low, the controller enters V_FIX mode. The voltage regulator can be powered when an external SVI bus master is not present. When in VFIX mode, all of the voltage regulator's output voltages will be governed by the information shown in Table 4, regardless of the state of PWROK. VFIX mode is for debug only. If VFIX mode is necessary for processor bring—up, VFIXEN, SVC, and SVD should be connected with jumpers to either ground or VDDIO through suitable pull—up resistors. SVC and SVD are considered as static VID and the output voltage will change according to their status.

Table 4. SVI VFIX VID CODES (TWO-BIT PARALLEL)

| SVC | SVD | V _{OUT} (V) |
|-----|-----|----------------------|
| 0 | 0 | 1.4 |
| 0 | 1 | 1.2 |
| 1 | 0 | 1.0 |
| 1 | 1 | 0.8 |

The normal VFIXEN startup sequence for the NCP5393B is as follows:

- 5 V is applied to the VCCA and VCCB pins to power the NCP5393B and 12 V is applied to 12VMON.
- The NCP5393B samples the load on the G4 and G2 pins. If these pins are tied to ground the operating mode will be altered from four phase mode, to three phase, or two phase operation.

- The system power sequence logic asserts the NCP5393B ENABLE pin:
 - The NCP5393B will sample the VID1 line to determine whether to start in SVI or PVI mode.
 - The NCP5393B samples the voltage on the PSI_L pin in order to determine the desired operating configuration during power saving mode.
 - The Boot VID is dependent on SVI or PVI mode startup.
- The NCP593A V_{DD} regulator (and VDDNB if in SVID mode) will soft-start and ramp to the initial Boot VID.
- VFIXEN mode is entered once VFIXEN is asserted and the V_{DD} and VDDNB regulators will regulate to the VFIXEN VID.
- VFIXEN VID is captured from decoding the voltages on the VID3/SVC and VID2/SVD pins per Table 4.
- If VFIXEN is asserted prior to the VID controller reaching the Boot VID, the VID controller will move to the VFIXEN VID.
- If VFIXEN is de-asserted, the evice PORs. This occurs independent of ENABLE.

PWROK De-Assertion

Anytime PWROK de-asserts while EN is asserted, the controller uses the previously stored *BOOT VID* and regulates all planes to that level performing an on-the-fly transition to that level. PWRGOOD remains asserted in this process.

Power Saving Indicator (PSI_L) and Phase Shedding

An AMD PVID processor provides an output signal to the NCP5393B controller's PSI_L input to indicate when the processor is in a low power state. An AMD SVID processor indicates PSI_L mode through the SVID protocol. The NCP5393B uses PSI_L assertion to maximize efficiency at light loads. When PSI_L is asserted, the PSI_L function will be enabled, and the NCP5393B will run with a reduced phase count. The number of phases in PSI_L mode is determined by the voltage level present on the PSI_L input upon ENABLE assertion. This detection of phase count applies for both PVID and SVID AMD processors.

Protection Features:

The NCP5393B handles many protection features. Undervoltage lockout, Over current shutdown, Overvoltage, Under voltage, Soft–Start etc are the main features. All the fault responses of the NCP5393B are listed in Table 5.

Undervoltage Lockout

An undervoltage lockout (UVLO) senses the VCC and $V_{\rm CCP}$ input. During powerup, the input voltage to the controller is monitored, and the PWM outputs and the soft–start circuit are disabled until the input voltage exceeds the threshold voltage of the UVLO comparator. The UVLO comparator incorporates hysteresis to avoid chattering, since $V_{\rm CC}$ is likely to decrease as soon as the converter initiates soft–start.

Overcurrent Shutdown

A programmable overcurrent function is incorporated within the IC. A comparator and latch make up this function. The inverting input of the comparator is connected to the ILIM pin. The voltage at this pin sets the maximum output current the converter can produce. The ROSC pin provides a convenient and accurate reference voltage from which a resistor divider can create the overcurrent setpoint voltage. Although not actually disabled, tying the ILIM pin directly to the ROSC pin sets the limit above useful levels – effectively disabling overcurrent shutdown. The comparator noninverting input is the summed current information from the VDRP minus offset voltage. The overcurrent latch is set when the current information

exceeds the voltage at the ILIM pin. The outputs are pulled low, and the soft-start is pulled low. The outputs will remain disabled until the VCC voltage is removed and re-applied, or the ENABLE input is brought low and then high.

The NCP5393B handles Core per-phase Over-Current also. If Over-Current is detected in a phase, then the PWM of that phase will be turned off. Cycle-by-cycle current limit protection is implemented for per-phase Over-Current in the NCP5393B. DRVON never goes low due to per-phase current trip.

NB Over current is handled in similar way as the global CORE Over current. The total output current is compared with Ilimit * 1.0. When Over-current occurs in the NB, NB-DRVON is pulled low.

Output Overvoltage and Undervoltage Protection and Power Good Monitor

An output voltage monitor is incorporated. During normal operation, if the output voltage is 250 mV over the DAC voltage, the PWRGOOD goes low, the DRVON signal remains high, the PWM outputs are set low. The outputs will remain disabled until the VCC voltage is removed and reapplied. Every time the OV is triggered it will increment the OV counter. If the counter reaches a count of 16 then the OV condition will latch into a permanent OV state. It will require POR or disable/enable to restart. Prior to latching if the OV condition goes away then normal operation will resume. An OV decrement counter is also incorporated. It consists of a free-running clock which runs at 8x the PWM frequency. So essentially every 4096 PWM cycles the OV counter will decrement. For example, for a max PWM frequency of 1 MHz, the counter decrements roughly every 4 ms and for a PWM frequency of 400 kHz, it would be about every 10 ms. During normal operation, if the output voltage falls more than 350 mV below the DAC setting, the PWRGOOD pin will be set low until the output voltage rises.

Soft-Start

The NCP5393B ramps VDD (and VDDNB in SVID mode) to the Boot VID at a soft–start rate of 0.8 mV/ μ s typical. Upon receiving a PVID or SVID code (after PWROK assertion) the outputs ramp to the final DAC setting at the Dynamic VID slew rate of 3.25 mV/ μ s. Typical soft–start sequence timing is shown in Figure 11.




Figure 11. Soft Start Sequence to VCore

Table 5. FAULT RESPONSES

| CONDITION | PWM OUTPUT(s) | PWRGOOD | DRVON (VDD) | DRVON (NB) | RESET METHOD | NOTES |
|--|-----------------------------------|--|-------------------------------------|-------------------------------------|---|---|
| VDD Global OCP | All to High–Z | Latched Low | Latched Low | Latched Low | Cycle ENABLE or +5 V and +12 V | |
| NB OCP | All to High-Z | Latched Low | Latched Low | Latched Low | Cycle ENABLE or +5 V and +12 V | |
| VDD Per-Phase Current Limit | Affected phase set to Low state | Unaffected | Unaffected | Unaffected | | May eventually cause a Global OCP or Output UV. |
| Output OVP - Infrequent | Held Low for duration of OV | Held Low for duration of OV plus 500 μs | Unaffected | Unaffected | | "Infrequent" = fewer than 17 events per 4096/Fpwm seconds (e.g., 4.096 ms at Core PWM = 1 MHz) |
| Output OVP - Frequent | Latched Low | Latched Low | Unaffected | Unaffected | Cycle ENABLE, VCC (5 V) or 12 VMON | "Frequent" = 17 or more events per 4096/Fpwm seconds (e.g., 4.096 ms at Core PWM = 1 MHz) |
| Output UV Monitor | Unaffected | Held Low for duration of UV | Unaffected | Unaffected | | |
| Unused Phase of VDD Regulator | Set to High-Z | Unaffected | Unaffected | Unaffected | | |
| VDDNB Disabled | Set to High-Z | Unaffected by NB status | Unaffected | Latched Low | | |
| 5 V UVLO | All to High-Z | Held Low | Low until 5 V and 12 V are OK | Low until 5 V and 12 V are OK | Raise +5 V above UVLO Threshold | 5 V and 12 V UVLO are the only modes which will force re-evaluating the phase count. |
| 12 V UVLO | All to High–Z | Held Low | Low until 5 V and 12 V are OK | Low until 5 V and 12 V are OK | Raise +12 V above UVLO Threshold | 5 V and 12 V UVLO are the only modes which will force re-evaluating the phase count. |

Table 5. FAULT RESPONSES

| CONDITION | PWM OUTPUT(s) | PWRGOOD | DRVON (VDD) | DRVON (NB) | RESET METHOD | NOTES |
|--|--------------------------------|----------|---|---|--|--|
| DRVON is Pulled Low by External Means | Unaffected (See Notes →) | Held Low | While Low a weak pull-up turns on | Unaffected | Address underlying cause, and let DRVON go High | VDD will try to regulate to 0 V. DRVON low will cause VDD MOSFETs to turn off. Both VDD & VDDNB will go through a SS upon recovery. |
| NB_DRVON is Pulled Low by External Means | Unaffected (See Notes →) | Held Low | Unaffected | While Low a weak pull-up turns on | Address underlying cause, and let NB_DRVON go High | VDDNB will try to regulate to 0 V. With NB_DRVON Low, all VDDNB MOSFETs to turnoff. Both VDD & VDDNB will go through a SS upon recovery. |
| ENABLE is Low | All to High-Z | Held Low | Held Low | Held Low | Assert ENABLE High | Cycling ENABLE does not cause the NCP5393B to re-evaluate the programmed number of phases |

Programming the Current Limit and the Oscillator Frequency

The demo board is set for an operating frequency of approximately 330 kHz. The ROSC pin provides a 2.0 V reference voltage which is divided down with a resistor divider and fed into the current limit pin ILIM. Calculate the total series resistance to set the frequency and then calculate the individual RLIM1 and RLIM2 values for the divider.

The series resistors RLIM1 and RLIM2 sink current from the ILIM pin to ground. This current is internally mirrored into a capacitor to create an oscillator. The period is proportional to the resistance and frequency is inversely proportional to the total resistance. The total resistance may be estimated by Equation 2. This equation is valid for the individual phase frequency in both three and four phase mode.

RTOTAL
$$\cong$$
 24686 \times Fsw^{-1.1549} (eq. 1)
$$30.5 \cdot k\Omega \cong 24686 \times 330^{-1.1549}$$




Figure 12. ROSC vs. Frequency

The current limit function is based on the total sensed current of all phases multiplied by a gain of 6. DCR sensed inductor current is function of the winding temperature. The best approach is to set the maximum current limit based on the expected average maximum temperature of the inductor windings.

$$DCR_{Tmax} = DCR_{25C} \cdot (1 + 0.00393 (T_{max}-25))$$
 (eq. 2)

Calculate the current limit voltage:

$$V_{ILIMIT} \cong 6 \cdot \left(I_{MIN_OCP} \cdot DCR_{Tmax} + \frac{DCR_{Tmax} \cdot Vout}{2 \cdot Vin \cdot F_{SW}} \cdot \left(\frac{Vin-Vout}{L} - (N-1) \cdot \frac{Vout}{L} \right) \right) \tag{eq. 3}$$

Solve for the individual resistors:

$$RLIM2 = \frac{VILIMIT \cdot RTOTAL}{2 \cdot V}$$
 (eq. 4)
$$RLIM1 = RTOTAL - RLIM2$$
 (eq. 5)

Final Equation for the Current Limit Threshold

$$I_{LIMIT}(T_{inductor}) \cong \frac{\left(\frac{2 \cdot V \cdot RLIM2}{RLIM1 + RLIM2}\right)}{6 \cdot \left(DCR_{25C} \cdot (1 + 0.00393(T_{Inductor} - 25))\right)} - \frac{Vout}{2 \cdot Vin \cdot F_{SW}} \cdot \left(\frac{Vin - Vout}{L} - (N - 1) \cdot \frac{Vout}{L}\right) \qquad (eq. 6)$$

The inductors on the demo board have a DCR at 25°C of 0.75 m Ω . Selecting the closest available values of 16.9 k Ω for RLIM1 and 13.7 k Ω for RLIM2 yield a nominal operating frequency of 330 kHz and an approximate current

limit of 152 A at 100°C. The total sensed current can be observed as a scaled voltage at the VDRP pin added to a positive, no-load offset of approximately 1.3 V.

OUTPUT OFFSET VOLTAGES

External offset voltages from 0 mv to 800 mV 'above the DAC' can be added for the V_{DD} and V_{DD_NB} independently. Offset is set by a resistor divider from V_{CC} to GND. Output offsets are ratiometric to V_{CC} . As V_{CC} changes, the on–chip scaling factors change by the same amount:

Offset = $0.8 \text{ V} \times V_{OFFSET}/V_{CC}$

For example: For 0 V offset: pin voltage = GND; For 800 mV offset: pin voltage = V_{CC}

| Minimum Voffset_IN (as Vin/V _{CC}) | Typical Voffset_IN (as Vin/V _{CC}) | Maximum Voffset_IN (as Vin/V _{CC}) | Resulting Output Offset | Units |
|---|--|---|-------------------------|-------|
| 0 | 0 | 0.046875 | 0 | mV |
| 0.046875 | 0.06250 | 0.078125 | 25 | mV |
| 0.078125 | 0.09375 | 0.109375 | 50 | mV |
| 0.109375 | 0.12500 | 0.140625 | 75 | mV |
| 0.140625 | 0.15625 | 0.171875 | 100 | mV |
| 0.171875 | 0.18750 | 0.203125 | 125 | mV |
| 0.203125 | 0.21875 | 0.234375 | 150 | mV |
| 0.234375 | 0.25000 | 0.265625 | 175 | mV |
| 0.265625 | 0.28125 | 0.296875 | 200 | mV |
| 0.296875 | 0.31250 | 0.328125 | 225 | mV |
| 0.328125 | 0.34375 | 0.359375 | 250 | mV |
| 0.359375 | 0.37500 | 0.390625 | 275 | mV |
| 0.390625 | 0.40625 | 0.421875 | 300 | mV |
| 0.421875 | 0.43750 | 0.453125 | 325 | mV |
| 0.453125 | 0.46875 | 0.484375 | 350 | mV |
| 0.484375 | 0.50000 | 0.515625 | 375 | mV |
| 0.515625 | 0.53125 | 0.546875 | 400 | mV |
| 0.546875 | 0.56250 | 0.578125 | 425 | mV |
| 0.578125 | 0.59375 | 0.609375 | 450 | mV |
| 0.609375 | 0.62500 | 0.640625 | 475 | mV |
| 0.640625 | 0.65625 | 0.671875 | 500 | mV |
| 0.671875 | 0.68750 | 0.703125 | 525 | mV |
| 0.703125 | 0.71875 | 0.734375 | 550 | mV |
| 0.734375 | 0.75000 | 0.765625 | 575 | mV |
| 0.765625 | 0.78125 | 0.796875 | 600 | mV |
| 0.796875 | 0.81250 | 0.828125 | 625 | mV |
| 0.828125 | 0.84375 | 0.859375 | 650 | mV |
| 0.859375 | 0.87500 | 0.890625 | 675 | mV |
| 0.890625 | 0.90625 | 0.921875 | 700 | mV |
| 0.921875 | 0.93750 | 0.953125 | 725 | mV |
| 0.953125 | 0.96875 | 0.984375 | 750 | mV |
| 0.984375 | 1.00000 | V _{CC} +0.3 V | 800 | mV |

The input to the OFFSET pin for the VDD output is encoded by an internal ADC.

The input to the NB OFFSET pin for the VDDNB output is encoded by the same ADC.

The reference for this ADC is V_{CC} . The ADC's output is ratiometric to V_{CC} .

Voffset IN represents the voltage applied to the OFFSET or NB_OFFSET pin.

It is intended that these voltages be derived by a resistive divider from V_{CC}.


The recommended total driving impedance is <10 k Ω .

In some modes, significant offset above VDAC could cause unpredictable results, or be harmful. The NCP5393B avoids such modes.

| MODE | VDD OFFSET | NB OFFSET | NOTES |
|------------------------|------------|-----------|--------------------------------------|
| PVI (Soft-Start) | NO | N/A | Soft-Start is to Boot VID; NB is OFF |
| PVI (Normal Operation) | YES | N/A | Open it up for testing and gaming. |
| SVI (Soft-Start) | NO | NO | Soft-Start is to Boot VID; NB is ON |
| SVI (Boot VID) | NO | NO | Boot VID is AMD's start-up value |
| SVI (Normal Operation) | YES | YES | Open it up for testing and gaming. |
| VFIX | NO | NO | VFIX is a special test mode |

PACKAGE DIMENSIONS


QFN48 7x7, 0.5P CASE 485AJ-01 **ISSUE 0**



- 1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION b APPLIES TO THE PLATED TERMINAL AND IS MEASURED ABETWEEN 0.15 AND 0.30 MM FROM TERMINAL TIP.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

| | MILLIMETERS | | | |
|-----|-------------|------|--|--|
| DIM | MIN | MAX | | |
| Α | 0.80 | 1.00 | | |
| A1 | 0.00 | 0.05 | | |
| АЗ | 0.20 REF | | | |
| b | 0.20 | 0.30 | | |
| ם | 7.00 BSC | | | |
| D2 | 5.00 | 5.20 | | |
| Е | 7.00 BSC | | | |
| E2 | 5.00 | 5.20 | | |
| е | 0.50 BSC | | | |
| K | 0.20 | | | |
| L | 0.30 | 0.50 | | |

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

The products described herein (NCP5393B), may be covered by one or more of the following U.S. patents, #US07057381. There may be other patents pending.

0.10 C A B

0.05 C NOTE 3

Ф

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

ARY I

e/2

BOTTOM VIEW

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor: NCP5393BMNR2G