

ALL RIGHTS RESERVED. NO PORTION OF THIS PUBLICATION, WHETHER IN WHOLE OR IN PART CAN BE REPRODUCED WITHOUT THE EXPRESS WRITTEN CONSENT OF SPC TECHNOLOGY.

SPC-F005.DWG		

REVISIONS				DOC. NO. SPC-F005 * Effective: 7/8/02 * DCP No: 1398							
DCP #	REV	DESCRIPTION	DRAWN	DATE	CHECKD	DATE	APPRVD	DATE			
1262	Α	RELEASED		9/5/02	JWM	9/5/02	DJC	9/6/06			

Description: A PN Unijunction Transistor designed for use in pulse and timing circuits, sensing circuits, and thyristor trigger circuits.

Max

Unit

Min Typ

## Electrical Characteristics: $(T_A = +25^{\circ}C \text{ Unless otherwise specified})$

OFF Characteristics						
Intrinsic Standoff Ratio		V <sub>B2B1</sub> = 10V, Note 3	0.68	-	0.82	_
Interbase Resistance	r <sub>BB</sub>	$V_{B2B1} = 3V, I_E = 0$	4.7	7.0	9.1	k Ohms
Interbase Resistance Temperature Coefficient			0.1	-	0.9	%/°C
Emitter Saturation Voltage	V <sub>EB1(sat)</sub>	$V_{B2B1}$ = 10V, $I_E$ = 50mA, Note 4	-	3.5	_	V
Modulated Interbase Current	B2(mod)	V <sub>B2B1</sub> = 10V, I <sub>E</sub> = 50mA	_	15	-	mA
Emitter Reverse Current	l <sub>EB20</sub>	V <sub>B2E</sub> = 30V, I <sub>B1</sub> = 0	_	0.005	0.2	μA
Peak Point Emitter Current	l <sub>P</sub>	V <sub>B2B1</sub> = 25V	-	1	2	μA
Valley Point Current	l <sub>V</sub>	$V_{B2B1} = 20V, R_{B2} = 100 Ohms$	8	10	18	mA
Base—One Peak Pulse Voltage	V <sub>OB1</sub>		6	7	_	V

Symbol Test Conditions

## Features:

Parameter

- low peak point current: 2μA (Max.)
- Low emitter reverse current: 200nA (Max.)
- Passivated surface for reliability and uniformity

## ABSOLUTE MAXIMUM RATINGS: (T<sub>A</sub> = 25°C Unless otherwise specified)

- Power Dissipation (Note 1)  $P_D$ : 300 mW
- RMS Emitter Current I<sub>F(RMS)</sub>: 50mA
- Peak Pulse Emitter Current (Note 2), i<sub>E</sub>: 2 Amps
- Emitter Reverse Voltage V<sub>B2E</sub>: 30 Volts
- Interbase Voltage  $V_{BZB}$ : 35 Volts Operating Junction Temperature Range  $T_J$ : -65°C  $\sim$  +125°C
- Storage Temperature Range  $T_{\rm sta}$ : -65°C  $\sim$  +150°C

Dimensions	A	В	С	D	G	Н	J	K	M	N
Min.	5.31	4.52	4.32	0.41	2.54	0.91	0.71	12.7	45°	1.27
Max.	5.84	4.95	5.33	0.48		1.17	1.22			

1. EMITTER 2. BASE 1 3. BASE 2

## Notes:

- 1. Derate 3mW/°C increase in ambient temperature. The total power dissipation (available power to Emitter and Base—Tow) must be limited by the external circuitry.
- 2. Capacitor discharge  $-10\mu F$  or less, 30V or less.
- 3. Intrinsic standoff ration is defined by the equation:  $V_P$   $V_F$  /  $V_{B2B1}$ 
  - Where:  $V_P$  = peak Point Emitter Voltage;  $V_{B2B1}$  = Interbase Voltage;  $V_F$  = Emitter to Base-One Junction Diode Drop (  $\sim 0.45 V$  @ 10  $\mu$ A)
- 4. Use pulse techniques: Pulse Width ~ 300μS, Duty Cycle ≤2% to avoid internal heating due to interbase modulation which may result in erroneous readings.

DISCLAIMER:	TOLERANCES:	DRAWN BY:	DATE:	DRAW	ING TITLE:				
ALL STATEMENTS AND TECHNICAL INFORMATION CONTAINED	UNLESS OTHERWISE	HISHAM ODISH	9/5/02	Transistor, Unijunction, TO—18, PN					
HEREIN ARE BASED UPON INFORMATION AND/OR TESTS WE BELIEVE TO BE ACCURATE AND RELIABLE. SINCE	SPECIFIED,	CHECKED BY:	DATE:	SIZE	DWG. NO.		ELEC	TRONIC FILE	REV
CONDITIONS OF USE ARE BEYOND OUR CONTROL, THE USER SHALL DETERMINE THE SUITABILITY OF THE PRODUCT	DIMENSIONS ARE FOR REFERENCE	JEFF MCVICKER	9/5/02	A	A 2N2647		35C0694.DWG		Α
FOR THE INTENDED USE AND ASSUME ALL RISK AND LIABILITY WHATSOEVER IN CONNECTION THEREWITH.	PURPOSES ONLY.	APPROVED BY:	DATE:						
		DANIEL CAREY	9/6/02	SCALE	E: NTS	U.O.M.: Millimeters		SHEET: 1 OF	1