







J553, J554, J555 Current Regulator Diode

Features

- InterFET N0016H Geometry
- Low Noise: 5 nV/VHz Typical
- · Low Capacitance: 2pF Typical
- RoHS Compliant
- SMT, TH, and Bare Die Package options.


Applications

- Current Regulation
- · Current Limiting
- Biasing

Description


The 50V InterFET J553, J554, and J555 JFET's are targeted for current regulation and limiting applications. The SOT23 package is pinned out as a standard JFET and is required by the user to connect the Gate to the Source or Drain.

SOT23 Top View





TO-92 Bottom View





Product Summary

	Parameters	J553 Min	J554 Min	J555 Min	Unit
VOP	Peak Operating Voltage	50	50	50	V
IF	Regulator Current	0.18	0.6	1.4	mA
V_{L}	Limiting Voltage	0.75 (typ)	0.55 (typ)	0.75 (typ)	V

Ordering Information Custom Part and Binning Options Available

Part Number	Description	Case	Packaging
J553; J554; J555	Through-Hole	TO-92-2L	Bulk
SMPJ553; SMPJ554; SMPJ555	Surface Mount	SOT23	Bulk
	7" Tape and Reel: Max 3,000 Pieces		Minimum 1,000 Pieces
SMPJ553TR; SMPJ554TR; SMPJ555TR	13" Tape and Reel: Max 9,000 Pieces	SOT23	Tape and Reel
J553COT; J554COT; J555COT	Chip Orientated Tray (COT Waffle Pack)	COT	400/Waffle Pack
J553CFT; J554CFT; J555CFT	Chip Face-up Tray (CFT Waffle Pack)	CFT	400/Waffle Pack



Disclaimer: It is the Buyers responsibility for designing, validating and testing the end application under all field use cases and extreme use conditions. Guaranteeing the application meets required standards, regulatory compliance, and all safety and security requirements is the responsibility of the Buyer. These resources are subject to change without notice.









Electrical Characteristics

Maximum Ratings (@ T_A = 25°C, Unless otherwise specified)

	Parameters	Value	Unit
Vop	Peak Operating Voltage	50	V
I _{FG}	Continuous Forward Gate Current	50	mA
PD	Continuous Device Power Dissipation	360	mW
Р	Power Derating	2.88	mW/°C
Tı	Operating Junction Temperature	-55 to 135	°C
T _{STG}	Storage Temperature	-55 to 135	°C

Static Characteristics (@ TA = 25°C, Unless otherwise specified)

			J553			J554			J555			
	Parameters	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
lf	Regulator Current	V _F = 25V	0.18	0.5	0.75	0.6	1	1.6	1.4	2	2.6	mA
VL	Limiting Voltage	I _F = 0.9 I _{F(MIN)}		0.75	1.3		0.55	1.75		0.75	2.15	V
V _{OP}	Peak Operating Voltage	$I_F = 1.1 I_{F(MAX)}$	50			50			50			V

Dynamic Characteristics (@ TA = 25°C, Unless otherwise specified)

			J553		J554			J555				
	Parameters	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
ZD	Dynamic Impedance	V _F = 25V, f = 1kHz		13			5			1.8		МΩ
ZK	Knee Impedance	V _F = 6V, f = 1kHz		1			0.4			0.17		МΩ












SOT23 (TO-236AB) Mechanical and Layout Data

Package Outline Data








- 1. All linear dimensions are in millimeters.
- 2. Package weight approximately 0.12 grams
- 3. Molded plastic case UL 94V-0 rated
- For Tape and Reel specifications refer to InterFET CTC-021 Tape and Reel Specification, Document number: IF39002
- Bulk product is shipped in standard ESD shipping material
- 6. Refer to JEDEC standards for additional information.

Suggested Pad Layout



- 1. All linear dimensions are in millimeters.
- The suggested land pattern dimensions have been provided for reference only. A more robust pattern may be desired for wave soldering.












TO-92-2L Mechanical and Layout Data

Package Outline Data








- 1. All linear dimensions are in millimeters.
- 2. Package weight approximately 0.19 grams
- 3. Molded plastic case UL 94V-0 rated
- Bulk product is shipped in standard ESD shipping material
- 5. Refer to JEDEC standards for additional information.

Suggested Through-Hole Layout



- 1. All linear dimensions are in millimeters.
- The suggested land pattern dimensions have been provided as a straight lead reference only. A more robust pattern may be desired for wave soldering and/or bent lead configurations.