

[Sample &](http://www.ti.com/product/ADS42JB46?dcmp=dsproject&hqs=sandbuy&#samplebuy)  $\frac{1}{2}$  Buy





**[ADS42JB46](http://www.ti.com/product/ads42jb46?qgpn=ads42jb46)**

SBAS621B –JULY 2013–REVISED SEPTEMBER 2015

Support & **[Community](http://www.ti.com/product/ADS42JB46?dcmp=dsproject&hqs=support&#community)** 

# **ADS42JB46 Dual-Channel, 14-Bit, 160-MSPS Analog-to-Digital Converter**

**Technical** [Documents](http://www.ti.com/product/ADS42JB46?dcmp=dsproject&hqs=td&#doctype2)

- <span id="page-0-1"></span>
- 
- 
- JESD204B Serial Interface Broadband Wireless
	-
	-
	-
	- Analog Input Buffer with High-Impedance Input Repeaters
- Divide-by-1, -2, and -4
- <span id="page-0-2"></span>**Differential Full-Scale Input: 2 V<sub>PP</sub> and 2.5 V<sub>PP</sub> 3 Description (Register Programmable)** The ADS42JB46 is
- 
- 
- 
- 
- 
- - -
		- SFDR: 90 dBc for HD2, HD3 input frequency range.
		- SFDR: 100 dBc for Non HD2, HD3
	- $-$  f<sub>IN</sub> = 170 MHz at 2.5 V<sub>PP</sub>, -1 dBFS
		- SNR: 74.2 dBFS
		- SFDR: 84 dBc for HD2, HD3 and

#### **Simplified Schematic**

<span id="page-0-0"></span>

## **1 Features 2 Applications**

Tools & **[Software](http://www.ti.com/product/ADS42JB46?dcmp=dsproject&hqs=sw&#desKit)** 

<sup>1</sup>• Dual-Channel ADCs • Communication and Cable Infrastructure

으리

- 14-Bit Resolution Multi-Carrier, Multimode Cellular Receivers
- Maximum Clock Rate: 160 MSPS Radar and Smart Antenna Arrays
	-
- Subclass 0, 1, 2 Compliant Test and Measurement Systems
- Up to 3.125 Gbps Software-Defined and Diversity Radios
- Two- and Four-Lane Support Microwave and Dual-Channel I/Q Receivers
	-
- Flexible Input Clock Buffer: Power Amplifier Linearization

The ADS42JB46 is a high-linearity, dual-channel, 14-<br>bit, 160-MSPS, analog-to-digital converter (ADC). Package: 9-mm x 9-mm QFN-64 Dit, 160-MSPS, analog-to-digital converter (ADC).<br>
Power Dissipation: 679 mW/Ch<br>
with data rates up to 3.125 Gbps. The buffered with data rates up to 3.125 Gbps. The buffered Aperture Jitter: 85  $f_s$  rms analog input provides uniform input impedance Internal Dither **internal internal properties** across a wide frequency range while minimizing sample-and-hold glitch energy, thus making driving Channel Isolation: 100 dB<br>
analog inputs up to very high input frequencies easy.<br>
A sampling clock divider allows more flexibility for A sampling clock divider allows more flexibility for  $-$  f<sub>IN</sub> = 170 MHz at 2 V<sub>PP</sub>, –1 dBFS system clock architecture design. The device employs internal dither algorithms to provide excellent – SNR: 72.9 dBFS spurious-free dynamic range (SFDR) over <sup>a</sup> large

#### **Device Information[\(1\)](#page-0-0)**



95 dBc for Non HD2, HD3 (1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **FFT for 170-MHz Input Signal Sampled at 160 MSPS**



# **Table of Contents**





## <span id="page-1-0"></span>**4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### **Changes from Revision A (August 2013) to Revision B Page**





**FXAS ISTRUMENTS** 



## <span id="page-2-0"></span>**5 Device Comparison Table**



## <span id="page-2-1"></span>**6 Pin Configuration and Functions**



### **[ADS42JB46](http://www.ti.com/product/ads42jb46?qgpn=ads42jb46)**

SBAS621B –JULY 2013–REVISED SEPTEMBER 2015 **[www.ti.com](http://www.ti.com)**

### **Pin Functions: JESD204B Output Interface**





## <span id="page-4-0"></span>**7 Specifications**

## <span id="page-4-1"></span>**7.1 Absolute Maximum Ratings**

Over operating free-air temperature range, unless otherwise noted.<sup>(1)</sup>



(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## <span id="page-4-2"></span>**7.2 ESD Ratings**



(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

SBAS621B –JULY 2013–REVISED SEPTEMBER 2015 **[www.ti.com](http://www.ti.com)**

## <span id="page-5-0"></span>**7.3 Recommended Operating Conditions(1)**

Over operating free-air temperature range, unless otherwise noted.



(1) To reset the device for the first time after power-up, only use the RESET pin. Refer to the *Register [Initialization](#page-30-1)* section.

(2) For details, refer to the *[Digital](#page-22-1) Gain* section.

(3) Refer to the *Performance vs Clock Amplitude* curves ([Figure](#page-17-0) 32 and [Figure](#page-17-0) 33).

## <span id="page-5-1"></span>**7.4 Thermal Information**



(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953.](http://www.ti.com/lit/pdf/spra953)



## <span id="page-6-0"></span>**7.5 Electrical Characteristics: ADS42JB46**

Typical values are at T<sub>A</sub> = 25°C, AVDD = 1.8 V, AVDD3V = 3.3 V, DRVDD = 1.8 V, IOVDD = 1.8 V, 50% clock duty cycle, –1dBFS differential analog input, and sampling clock rate = 160 MSPS, unless otherwise noted. Minimum and maximum values are across the full temperature range of T<sub>MIN</sub> = –40°C to T<sub>MAX</sub> = 85°C, AVDD = 1.8 V, AVDD3V = 3.3 V, DRVDD = 1.8 V, and  $IOVDD = 1.8 V.$ 



SBAS621B –JULY 2013–REVISED SEPTEMBER 2015 **[www.ti.com](http://www.ti.com)**

## <span id="page-7-0"></span>**7.6 Electrical Characteristics: General**

Typical values are at 25°C, AVDD = 1.8 V, AVDD3V = 3.3 V, DRVDD = 1.8 V, IOVDD = 1.8 V, 50% clock duty cycle,  $-1$ dBFS differential analog input, , and sampling clock rate = 160 MSPS unless otherwise noted. Minimum and maximum values are across the full temperature range: T<sub>MIN</sub> = –40°C to T<sub>MAX</sub> = 85°C, AVDD = 1.8 V, AVDD3V = 3.3 V, DRVDD = 1.8 V, and  $IOVDD = 1.8 V.$ 



(1) Refer to the *Serial [Interface](#page-30-2)* section.



## <span id="page-8-0"></span>**7.7 Timing Characteristics**

Typical values are at 25°C, AVDD = 1.8 V, AVDD3V = 3.3 V, DRVDD = 1.8 V, IOVDD = 1.8 V, 50% clock duty cycle,  $-1$ dBFS differential analog input, and sampling clock rate = 160 MSPS, unless otherwise noted. Minimum and maximum values are across the full temperature range of T<sub>MIN</sub> = –40°C to T<sub>MAX</sub> = 85°C, AVDD = 1.8 V, AVDD3V = 3.3 V, DRVDD = 1.8 V, and IOVDD = 1.8 V. See [Figure](#page-11-0) 3.



SBAS621B –JULY 2013–REVISED SEPTEMBER 2015 **[www.ti.com](http://www.ti.com)**

## <span id="page-9-0"></span>**7.8 Digital Characteristics**

The DC specifications refer to the condition where the digital outputs are not switching, but are permanently at a valid logic level 0 or 1. AVDD = 1.8 V, AVDD3V = 3.3 V, DRVDD = 1.8 V, and IOVDD = 1.8 V, unless otherwise noted.



(1) The RESET, SCLK, SDATA, PDN\_GBL, STBY, CTRL1, CTRL2, and MODE pins have a 150-kΩ (typical) internal pulldown resistor to ground. The SEN pin has a 150-kΩ (typical) pullup resistor to AVDD.

(2) 50-Ω, single-ended, external termination to IOVDD.

## <span id="page-9-1"></span>**7.9 Reset Timing (1)**



(1) Typical values are at 25°C and minimum and maximum values are across the full temperature range of  $T_{MIN} = -40$ °C to  $T_{MAX} = 85$ °C, unless otherwise noted.

## <span id="page-10-0"></span>**7.10 Serial Interface Timing(1)**



(1) Typical values are at 25°C, minimum and maximum values are across the full temperature range of  $T_{MIN} = -40^{\circ}C$  to  $T_{MAX} = 85^{\circ}C$ ,  $AVDD3V = 3.3 V$ , and  $AVDD = DRVDD = IOVDD = 1.8 V$ , unless otherwise noted.

<span id="page-10-2"></span>

<span id="page-10-1"></span>NOTE: After power-up, the internal registers must be initialized to their default values through a hardware reset by applying a high pulse on the RESET pin.

#### **Figure 2. Reset Timing Diagram**



<span id="page-11-0"></span>





**[ADS42JB46](http://www.ti.com/product/ads42jb46?qgpn=ads42jb46) [www.ti.com](http://www.ti.com)** SBAS621B –JULY 2013–REVISED SEPTEMBER 2015









**Figure 7. SYNC~ Timing (Subclass 2)**

#### **[ADS42JB46](http://www.ti.com/product/ads42jb46?qgpn=ads42jb46)**

SBAS621B –JULY 2013–REVISED SEPTEMBER 2015 **[www.ti.com](http://www.ti.com)**

## <span id="page-13-0"></span>**7.11 Typical Characteristics: ADS42JB46**



















<span id="page-17-0"></span>





**[ADS42JB46](http://www.ti.com/product/ads42jb46?qgpn=ads42jb46)**

SBAS621B –JULY 2013–REVISED SEPTEMBER 2015 **[www.ti.com](http://www.ti.com)**



## <span id="page-19-0"></span>**7.12 Typical Characteristics: Contour**

Typical values are at T<sub>A</sub> = +25°C, full temperature range is T<sub>MIN</sub> = –40°C to T<sub>MAX</sub> = +85°C, ADC sampling rate = 160 MSPS, 50% clock duty cycle, AVDD = 1.8 V, AVDD3V = 3.3 V, DRVDD = 1.8 V, IOVDD = 1.8 V, –1-dBFS differential input, 2-V $_{\rm PP}$ full-scale, and 64k-point FFT, unless otherwise noted.



## **7.12.1 Spurious-Free Dynamic Range (SFDR)**

**Figure 42. 0-dB Gain (SFDR)**



**Figure 43. 6-dB Gain (SFDR)**



## **7.12.2 Signal-to-Noise Ratio (SNR)**



**Figure 44. 0-dB Gain**



**Figure 45. 6-dB Gain**



## <span id="page-21-2"></span>**8 Detailed Description**

### <span id="page-21-0"></span>**8.1 Overview**

The ADS42JB46 is a highly linear, buffered analog input, dual-channel, analog-to-digital converter (ADC) with maximum sampling rate of 160 MSPS and JESD204B digital interface. The conversion process is initiated by a rising edge of the external input clock which samples the analog input signal. The sampled signal is sequentially converted by a series of small resolution stages, with the outputs combined in a digital correction logic block. At every clock edge, the sample propagates through the pipeline, resulting in a data latency of 23 clock cycles. The output is available in CML logic levels conforming to the JESD204B standard.

### <span id="page-21-1"></span>**8.2 Functional Block Diagram**





#### <span id="page-22-0"></span>**8.3 Feature Description**

#### <span id="page-22-1"></span>**8.3.1 Digital Gain**

The device includes gain settings that can be used to obtain improved SFDR performance (compared to no gain). Gain is programmable from –2 dB to 6 dB (in 0.5-dB steps). For each gain setting, the analog input full-scale range scales proportionally. [Table](#page-22-2) 1 shows how full-scale input voltage changes when digital gains are programmed in 1-dB steps. Refer to [Table](#page-36-0) 13 to set digital gain with a serial interface register.

<span id="page-22-2"></span>SFDR improvement is achieved at the expense of SNR; for a 1-dB increase in digital gain, SNR degrades approximately between 0.5 dB and 1 dB. Therefore, gain can be used as a trade-off between SFDR and SNR. Note that the default gain after reset is 0 dB with a  $2.0\text{-V}_{\text{PP}}$  full-scale voltage.





(1) Shaded cells indicate performance settings used in the [Electrical](#page-6-0) [Characteristics](#page-6-0) and Typical [Characteristics.](#page-13-0)

#### <span id="page-22-5"></span>**8.3.2 Overrange Indication**

The device provides two different overrange indications. Normal OVR (default) is triggered if the final 16-bit data output exceeds the maximum code value. Fast OVR is triggered if the input voltage exceeds the programmable overrange threshold and is presented after only nine clock cycles, thus enabling a quicker reaction to an overrange event. By default, the normal overrange indication is output on the OVRA and OVRB pins. Using the FAST OVR EN register bit, the fast OVR indication can be presented on the overrange pins instead.

The input voltage level at which the overload is detected is the threshold and is programmable using the FAST OVR THRESHOLD bits. FAST OVR is triggered nine output clock cycles after the overload condition occurs. The threshold voltage amplitude at which fast OVR is triggered is described in [Equation](#page-22-3) 1:

1 × [the decimal value of the FAST OVR THRESH bits] / 127 (1)

<span id="page-22-4"></span><span id="page-22-3"></span>When digital is programmed (for gain values  $> 0$  dB), the threshold voltage amplitude is as given in [Equation](#page-22-4) 2:  $10^{-\text{Gain} / 20} \times$  [the decimal value of the FAST OVR THRESH bits] / 127 (2)

#### **8.3.3 Input Clock Divider**

The device is equipped with an internal divider on the clock input. By default, the clock divider is set to divide-by-1 operation. The divide-by-2 option supports a maximum 500-MHz input clock and the divide-by-4 option supports a maximum 1-GHz input clock frequency. A 320-MHz input clock with the divide-by-2 option and a 640- MHz input clock with the divide-by-4 option can be accepted because the maximum conversion rate of the device is 160 MSPS.

#### **[ADS42JB46](http://www.ti.com/product/ads42jb46?qgpn=ads42jb46)**

SBAS621B –JULY 2013–REVISED SEPTEMBER 2015 **[www.ti.com](http://www.ti.com)**



#### **8.3.4 Pin Controls**

The device power-down functions can be controlled either through the parallel control pins (STBY, PDN GBL, CTRL1, and CTRL2) or through an SPI register setting. [Table](#page-23-1) 2, [Table](#page-23-2) 3, and [Table](#page-23-3) 4 describe the parallel control pin functionality.

<span id="page-23-1"></span>STBY places the device in a standby power-down mode. PDN\_GBL places the device in global power-down mode.



#### **Table 2. CTRL1, CTRL2 Pin Functions**



<span id="page-23-2"></span>

#### **Table 4. STBY Pin Function**



#### <span id="page-23-3"></span><span id="page-23-0"></span>**8.4 Device Functional Modes**

#### **8.4.1 JESD204B Interface**

The JESD interface of the device, as shown in [Figure](#page-23-4) 46 , supports device subclasses 0, 1, and 2 with a maximum output data rate (per lane) of 3.125 Gbps. An external SYSREF (subclass 1) or SYNC~ (subclass 2) signal is used to align all internal clock phases and the local multiframe clock to a specific sampling clock edge. This alignment allows synchronization of multiple devices in a system and minimizes timing and alignment uncertainty.



**Figure 46. JESD204B Interface**

<span id="page-23-4"></span>Depending on the ADC sampling rate, the JESD204B output interface can be operated with either one or two lanes per ADC. The JESD204B interface can be configured with serial registers.



#### **Device Functional Modes (continued)**

The JESD204B transmitter block (as shown in [Figure](#page-24-0) 47) consists of the transport layer, data scrambler, and link layer. The transport layer maps the ADC output data into the selected JESD204B frame data format and determines whether the ADC output data or test patterns are transmitted. The link layer performs the 8b and 10b data encoding as well as the synchronization and initial lane alignment using the SYNC~ input signal. Optionally, data from the transport layer can be scrambled.



**Figure 47. JESD204B Block**

#### <span id="page-24-0"></span>*8.4.1.1 JESD204B Initial Lane Alignment (ILA)*

When receiving, the device asserts the SYNC $\sim$  signal (that is, a logic low signal is applied on SYNC $\sim$ P and SYNC~M). The device then begins transmitting comma (K28.5) characters to establish the code group synchronization (CGS). When synchronization completes, the receiving device de-asserts the SYNC~ signal and the device begins the initial lane alignment (ILA) sequence with the next local multiframe clock boundary. The device transmits four multiframes, each containing K frames (where K is SPI programmable). Each multiframe contains the frame start and end symbols; the second multiframe also contains the JESD204 link configuration data.

#### *8.4.1.2 JESD204B Test Patterns*

There are three different test patterns available in the transport layer of the JESD204B interface. The device supports a clock output pattern, an encoded pattern, and a PRBS ( $2^{15}$  – 1) pattern. These patterns can be enabled by a serial register write in register 26h, bits D[7:6].

#### *8.4.1.3 JESD204B Frame Assembly*

The JESD204B standard defines the following parameters:

- L is the number of lanes per lane.
- M is the number of converters per device.
- F is the number of octets per frame clock period.
- S is the number of samples per frame.

<span id="page-24-1"></span>[Table](#page-24-1) 5 lists the available JESD204B formats and valid device ranges. Ranges are limited by the maximum ADC sample frequency and the SERDES line rate.



#### **Table 5. JESD240B Ranges**

The detailed frame assembly in 10x and 20x modes for dual-channel operation is shown in [Table](#page-25-0) 6. Note that unused lanes in 10x mode become 3-stated.

<span id="page-25-0"></span>

### **Table 6. Frame Assembly for Dual-Channel Mode(1)**

(1) Two LSBs of the 16-bit data are padded with '00' in the device.

### **Table 7. High-Frequency Modes Summary**



## *8.4.1.4 JESD Link Configuration*

During the lane alignment sequence, the device transmits JESD204B configuration parameters in the second multiframe of the ILA sequence. Configuration bits are mapped in octets, as per the JESD204B standard described in [Figure](#page-25-1) 48 and [Table](#page-26-0) 8.

<span id="page-25-1"></span>

## **Figure 48. Initial Lane Alignment Sequence**





**[ADS42JB46](http://www.ti.com/product/ads42jb46?qgpn=ads42jb46) [www.ti.com](http://www.ti.com)** SBAS621B –JULY 2013–REVISED SEPTEMBER 2015

## **Table 8. Mapping of Configuration Bits to Octets**

<span id="page-26-0"></span>

Texas **NSTRUMENTS** 

SBAS621B –JULY 2013–REVISED SEPTEMBER 2015 **[www.ti.com](http://www.ti.com)**

#### **8.4.1.4.1 Configuration for 2-Lane (20x) SERDES Mode**

[Table](#page-27-0) 9 lists the values of the JESD204B configuration bits applicable for the 2-lane SERDES mode. The default value of these bits after reset is also specified in [Table](#page-27-0) 9.

<span id="page-27-0"></span>

### **Table 9. Configuration for 2-Lane SERDES Mode**



#### **8.4.1.4.2 Configuration for 4-Lane (10x) SERDES Mode**

[Table](#page-28-0) 10 lists the values of the JESD204 configuration bits applicable for the 4-lane SERDES mode. The default value of these bits after reset is also specified in [Table](#page-28-0) 10.

<span id="page-28-0"></span>

#### **Table 10. Configuration for 4-Lane SERDES Mode**

SBAS621B –JULY 2013–REVISED SEPTEMBER 2015 **[www.ti.com](http://www.ti.com)**

# **STRUMENTS**

**XAS** 

### **Table 11. Latency in Different Modes(1)(2)**



(1) Overall latency = latency +  $t_D$ .

 $(2)$  t<sub>S</sub> is the time period of the ADC conversion clock.

(3) Latency is specified for subclass 2. In subclass 0, the SYNC~ falling edge to CGS phase latency is 16 clock cycles in 10x mode and 15 clock cycles in 20x mode.

(4) Latency is specified for subclass 2. In subclass 0, the SYNC~ rising edge to ILA sequence latency is 11 clock cycles in 10x mode and 11 clock cycles in 20x mode.

#### *8.4.1.5 CML Outputs*

The device JESD204B transmitter uses differential CML output drivers. The CML output current is programmable from 5 mA to 20 mA using register settings.

The output driver includes an internal 50-Ω termination to the IOVDD supply. External 50-Ω termination resistors connected to the receiver common-mode voltage should be placed close to the receiver pins. AC-coupling can be used to avoid the common-mode mismatch between the transmitter and receiver, as shown in [Figure](#page-29-0) 49.



**Figure 49. CML Output Connections**

<span id="page-29-0"></span>[Figure](#page-30-3) 50 shows the data eye measurements of the device JESD204B transmitter against the JESD204B transmitter mask at 3.125 Gbps (20x mode).



**Figure 50. Eye Diagram: 3.125 Gbps**

## <span id="page-30-3"></span><span id="page-30-0"></span>**8.5 Programming**

EXAS

**NSTRUMENTS** 

The ADS42JB46 can be configured using a serial programming interface, as described in the *Serial [Interface](#page-30-2)* section. In addition, the device has four dedicated parallel pins (PDN GBL, STBY, CTRL1, and CTRL2) for controlling the power-down modes.

## <span id="page-30-2"></span>**8.5.1 Serial Interface**

The ADC has a set of internal registers that can be accessed by the serial interface formed by the SEN (serial interface enable), SCLK (serial interface clock), SDATA (serial interface data), and SDOUT (serial interface data output) pins. Serially shifting bits into the device is enabled when SEN is low. SDATA serial data are latched at every SCLK rising edge when SEN is active (low). Serial data are loaded into the register at every 16th SCLK rising edge when SEN is low. When the word length exceeds a multiple of 16 bits, the excess bits are ignored. Data can be loaded in multiples of 16-bit words within a single active SEN pulse. The interface functions with SCLK frequencies from 20 MHz down to very low speeds (of a few hertz) and also with a non-50% SCLK duty cycle.

#### <span id="page-30-1"></span>*8.5.1.1 Register Initialization*

After power-up, the internal registers must be initialized to their default values through a **hardware reset** by applying a high pulse on the RESET pin (of widths greater than 10 ns), as shown in [Figure](#page-10-1) 2. During operation, the serial interface registers can be cleared (if required) either by:

- 1. A hardware reset or
- 2. By applying a software reset. When using the serial interface, set the RESET bit (register 08h, bit D0) high. This setting initializes the internal registers to the default values and then self-resets the RESET bit low. In this case, the RESET pin remains low.

**[ADS42JB46](http://www.ti.com/product/ads42jb46?qgpn=ads42jb46)**

SBAS621B –JULY 2013–REVISED SEPTEMBER 2015 **[www.ti.com](http://www.ti.com)**



### **Programming (continued)**

#### *8.5.1.2 Serial Register Write*

The internal device register can be programmed following these steps:

- 1. Drive the SEN pin low.
- 2. Set the R/W bit to '0' (bit A7 of the 8-bit address).
- 3. Set bit A6 in the address field to '0'.
- 4. Initiate a serial interface cycle specifying the address of the register (A5 to A0) whose content must be written (as shown in [Figure](#page-10-2) 1 and ).
- 5. Write the 8-bit data that are latched on the SCLK rising edge.



#### **Programming (continued)**

#### *8.5.1.3 Serial Register Readout*

The device includes a mode where the contents of the internal registers can be read back. This readback mode may be useful as a diagnostic check to verify the serial interface communication between the external controller and the ADC.

- 1. Set the MSB of the 8-bit address A7 to '1'.
- 2. Write the register address on bits A5 through A0 whose contents must be read. See [Figure](#page-32-0) 51.
- 3. The device outputs the contents (D[7:0]) of the selected register on the SDOUT pin (pin 45).
- 4. The external controller can latch the contents at the SCLK rising edge.

When serial registers are enabled for writing (when bit A7 of the 8-bit address bus is '0'), the SDOUT pin is in a high-impedance mode. If serial readout is not used, the SDOUT pin must float. [Figure](#page-32-0) 51 shows a timing diagram of this readout mode. SDOUT comes out at the SCLK falling edge with an approximate delay ( $t_{SD-DELAY}$ ) of 20 ns, as shown in [Figure](#page-32-1) 52.



<span id="page-32-0"></span>**Figure 51. Serial Register Readout Timing Diagram**



<span id="page-32-1"></span>**Figure 52. SDOUT Timing Diagram**

**[ADS42JB46](http://www.ti.com/product/ads42jb46?qgpn=ads42jb46)**

SBAS621B –JULY 2013–REVISED SEPTEMBER 2015 **[www.ti.com](http://www.ti.com)**

# Texas<br>Instruments

## <span id="page-33-0"></span>**8.6 Register Maps**

## **8.6.1 Summary of Serial Interface Registers**

[Table](#page-33-1) 12 lists the device registers.



<span id="page-33-1"></span>



### **8.6.2 Description of Serial Interface Registers**

### *8.6.2.1 Register Address 06*

#### **Figure 53. Register Address 06**



Default: 00h



#### *8.6.2.2 Register Address 07*

#### **Figure 54. Register Address 07**



Default: 00h

D[2:0] **SYSREF DELAY** Controls the delay of the SYSREF input with respect to the input clock. Typical values for the expected delay of different settings are:

000 0-ps delay

- 001 60-ps delay
- 010 120-ps delay
- 011 180-ps delay
- 100 240-ps delay
- 101 300-ps delay
- 110 360-ps delay
- 111 420-ps delay

Texas<br>Instruments

### *8.6.2.3 Register Address 08*

## **Figure 55. Register Address 08**



Default: 00h



This bit resets all internal registers to the default values and self-clears to '0'.



#### *8.6.2.4 Register Address 0B*

#### **Figure 56. Register Address 0B**



Default: 00h

D[7:3] **CHA GAIN** Digital gain for channel A (must set the CHA GAIN EN bit first, bit D2)

### **Table 13. Digital Gain for Channel A**

<span id="page-36-0"></span>

D2 **CHA GAIN EN** Digital gain enable bit for channel A

0 Digital gain disabled

1 Digital gain enabled

**EXAS STRUMENTS** 

#### *8.6.2.5 Register Address 0C*

### **Figure 57. Register Address 0C**



Default: 00h

D[7:3] **CHB GAIN** Digital gain for channel B (must set the CHA GAIN EN bit first, bit D2)



**Table 14. Digital Gain for Channel B**

D2 **CHB GAIN EN** Digital gain enable bit for channel B

0 Digital gain disabled

1 Digital gain enabled

### *8.6.2.6 Register Address 0D*

#### **Figure 58. Register Address 0D**



D7, D4 **HIGH FREQ 1** High-frequency mode 1

00 Default

11 Use for input frequencies > 250 MHz along with HIGH FREQ 2

D0 **FAST OVR EN** Selects if normal or fast OVR signal is presented on OVRA, OVRB pins

0 Normal OVR on OVRA, OVRB pins

1 Fast OVR on OVRA, OVRB pins



#### *8.6.2.7 Register Address 0E*

### **Figure 59. Register Address 0E**



D7, D4 **HIGH FREQ 2** High-frequency mode 2

00 Default

11 Use for input frequencies > 250 MHz along with HIGH FREQ 1

## *8.6.2.8 Register Address 0F*

#### **Figure 60. Register Address 0F**





**[ADS42JB46](http://www.ti.com/product/ads42jb46?qgpn=ads42jb46)** SBAS621B –JULY 2013–REVISED SEPTEMBER 2015 **[www.ti.com](http://www.ti.com)**

**TRUMENTS** 

**EXAS** 

#### *8.6.2.9 Register Address 10*

#### **Figure 61. Register Address 10**



Default: 00h

D[7:0] **CUSTOM PATTERN 1[15:8]** These bits set the custom pattern 1[15:8] for both channels.

#### *8.6.2.10 Register Address 11*

#### **Figure 62. Register Address 11**



Default: 00h

D[7:0] **CUSTOM PATTERN 1[7:0]** These bits set the custom pattern 1[7:0] for both channels.

#### *8.6.2.11 Register Address 12*

#### **Figure 63. Register Address 12**



Default: 00h

D[7:0] **CUSTOM PATTERN 2[15:8]** These bits set the custom pattern 2[15:8] for both channels.

#### *8.6.2.12 Register Address 13*

#### **Figure 64. Register Address 13**



Default: 00h

D[7:0] **CUSTOM PATTERN 2[7:0]** These bits set the custom pattern 2[7:0] for both channels.



### *8.6.2.13 Register Address 1F*

#### **Figure 65. Register Address 1F**



Default: FFh

#### D7 **Always write 0**

Default value of this bit is '1'. Always write this bit to '0' when the fast OVR thresholds are programmed.

#### D[6:0] **FAST OVR THRESHOLD**

The device has a fast OVR mode that indicates an overload condition at the ADC input. The input voltage level at which the overload is detected is referred to as the *threshold* and is programmable using the FAST OVR THRESHOLD bits. FAST OVR is triggered nine output clock cycles after the overload condition occurs. The threshold at which fast OVR is triggered is (full-scale x [the decimal value of the FAST OVR THRESHOLD bits] / 127). See the *[Overrange](#page-22-5) Indication* section for details.

**STRUMENTS** 

Texas

### *8.6.2.14 Register Address 26*

## **Figure 66. Register Address 26**



1 ILA disabled



#### *8.6.2.15 Register Address 27*

### **Figure 67. Register Address 27**



Default: 00h



0 Default

1 Frames per multiframe can be set in register 2Dh

D0 **CTRL F** Enables bit for number of octets per frame.

0 Default

1 Octets per frame can be specified in register 2Ch

#### *8.6.2.16 Register Address 2B*

#### **Figure 68. Register Address 2B**



Default: 00h

#### D7 **SCRAMBLE EN** Scramble enable bit in the JESD204B interface

0 Scrambling disabled

1 Scrambling enabled

#### *8.6.2.17 Register Address 2C*

#### **Figure 69. Register Address 2C**



Default: 00h

D[7:0] **OCTETS PER FRAME** Sets number of octets per frame (F).

0 10x mode using two lanes per ADC

1 20x mode using one lane per ADC

**EXAS STRUMENTS** 

#### *8.6.2.18 Register Address 2D*

#### **Figure 70. Register Address 2D**



Default: 00h

D[4:0] **FRAMES PER MULTIFRAME** Sets number of frames per multiframe.

After reset, the default settings for frames per multiframe are:

10x  $K = 16$ 

 $20x$   $K = 8$ 

For each mode, K should not be set to a lower value.

#### *8.6.2.19 Register Address 30*

#### **Figure 71. Register Address 30**



Default: 40h

D[7:5] **SUBCLASS** Sets JESD204B subclass. Note that the default value of these bits after reset is '010', which makes subclass 2 the default class. 000 Subclass 0 Backward compatibility with JESD204A 001 Subclass 1 Deterministic latency using the SYSREF signal 010 Subclass 2 Deterministic latency using SYNC~ detection (default subclass after reset)



### *8.6.2.20 Register Address 36*

## **Figure 72. Register Address 36**



Default: 00h



**[ADS42JB46](http://www.ti.com/product/ads42jb46?qgpn=ads42jb46)**

EXAS **STRUMENTS** 

### *8.6.2.21 Register Address 37*







## *8.6.2.22 Register Address 38*

#### **Figure 74. Register Address 38**



Default: 00h

#### D7 **FORCE LMFC COUNT** Forces an LMFC count.

0 Normal operation

1 Enables using a different starting value for the LMFC counter

D[6:2] **LMFC COUNT INIT** SYSREF receives the digital block and resets the LMFC count to '0'.

K28.5 stops transmitting when the LMFC count reaches 31. The initial value that the LMFC count resets to can be set using LMFC COUNT INIT. In this manner, the Rx can be synchronized early because the Rx gets the LANE ALIGNMENT SEQUENCE early. The FORCE LMFC COUNT register bit must be enabled.

D[1:0] **RELEASE ILANE SEQ** Delays the generation of the lane alignment sequence by 0, 1, 2, or 3 multiframes after the code group synchronization.

00 0

01 1

10 2

11 3



## <span id="page-46-0"></span>**9 Application and Implementation**

### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### <span id="page-46-1"></span>**9.1 Application Information**

A device clock and sysref signal must be provided to the ADC and it is recommended that these are source synchronous (generated from a common source with match trace lengths) if synchronizing multiple ADCs. An example of a device that can be used to generate source synchronous device clock and sysref is the LMK04828. The device clock frequency must be the same frequency as the desired sampling rate. The sysref period is required to be an integer multiple of the period of the multi-frame clock. Consequently, the frequency of sysref must be restricted to (Device Clock Frequency) /  $(2xnxK)$ , n = 1,2,3... K is set by the value in spi register 0x2D and it ranges from 1 to 32. A large enough K is recommended (greater than 16) to absorb the lane skews and avoid data transmission errors across the JESD204B interface. The sync~ signal is used by the FPGA or ASIC to acknowledge the correct reception of comma characters from the ADC during the JESD204B link initialization process. During normal operation this signal should be logic 1 if there are no errors in the data transmission from the ADC to the FPGA or ASIC.

## <span id="page-46-2"></span>**9.2 Typical Application**

In a typical application, such as a dual channel digitizer, the ADS42JB46 is connected to an FPGA or ASIC as shown in [Figure](#page-46-3) 75.



**Figure 75. ADS42JBxx in a Dual-Channel Digitizer**

#### <span id="page-46-3"></span>**9.2.1 Design Requirements**

<span id="page-46-4"></span>For this design example, use the parameters listed in [Table](#page-46-4) 15 as the input parameters.



#### **Table 15. Design Parameters**



#### **9.2.2 Detailed Design Procedure**

#### *9.2.2.1 Analog Input*

The analog input pins have analog buffers (running from the AVDD3V supply) that internally drive the differential sampling circuit. As a result of the analog buffer, the input pins present high input impedance to the external driving source (10-kΩ dc resistance and 4-pF input capacitance). The buffer helps isolate the external driving source from the switching currents of the sampling circuit. This buffering makes driving the buffered inputs easier than when compared to an ADC without the buffer.

The input common-mode is set internally using a 5-kΩ resistor from each input pin to VCM so the input signal can be ac-coupled to the pins. Each input pin (INP, INM) must swing symmetrically between (VCM + 0.5 V) and (VCM – 0.5 V), resulting in a 2-V <sub>PP</sub> differential input swing. When programmed for a 2.5-V <sub>PP</sub> full-scale, each input pin must swing symmetrically between (VCM  $+$  0.625 V) and (VCM – 0.625 V).

The input sampling circuit has a high 3-dB bandwidth that extends up to 900 MHz (measured with a 50-Ω source driving a 50-Ω termination between INP and INM). The dynamic offset of the first-stage sub-ADC limits the maximum analog input frequency to approximately 250 MHz (with a  $2.5-V_{PP}$  full-scale amplitude) and to approximately 400 MHz (with a 2-V<sub>PP</sub> full-scale amplitude). This 3-dB bandwidth is different than the analog bandwidth of 900 MHz, which is only an indicator of signal amplitude versus frequency.

#### **9.2.2.1.1 Drive Circuit Requirements**

For optimum performance, the analog inputs must be driven differentially. This technique improves the commonmode noise immunity and even-order harmonic rejection. A small resistor (5 Ω to 10 Ω) in series with each input pin is recommended to damp out ringing caused by package parasitics.

[Figure](#page-47-1) 76, Figure 77, and Figure 78 show the differential impedance  $(Z_{\text{IN}} = R_{\text{IN}} || C_{\text{IN}})$  at the ADC input pins. The presence of the analog input buffer results in an almost constant input capacitance up to 1 GHz.



 $(1)$   $X = A$  or B.

<sup>(2)</sup>  $Z_{IN} = R_{IN} || (1 / j\omega C_{IN}).$ 



<span id="page-47-1"></span><span id="page-47-0"></span>



#### **9.2.2.1.2 Driving Circuit**

An example driving circuit configuration is shown in [Figure](#page-48-0) 79. To optimize even-harmonic performance at high input frequencies (greater than the first Nyquist), the use of back-to-back transformers is recommended, as shown in [Figure](#page-48-0) 79. Note that the drive circuit is terminated by 50  $\Omega$  near the ADC side. The ac-coupling capacitors allow the analog inputs to self-bias around the required common-mode voltage. An additional R-C-R (39  $\Omega$  – 6.8 pF – 39  $\Omega$ ) circuit placed near the device pins helps further improve HD3.



**Figure 79. Drive Circuit for Input Frequencies up to 250 MHz**

<span id="page-48-0"></span>The mismatch in the transformer parasitic capacitance (between the windings) results in degraded even-order harmonic performance. Connecting two identical RF transformers back-to-back helps minimize this mismatch and good performance is obtained for high-frequency input signals. An additional termination resistor pair may be required between the two transformers, as shown in [Figure](#page-48-0) 79. The center point of this termination is connected to ground to improve the balance between the P (positive) and M (negative) sides. The values of the terminations between the transformers and on the secondary side must be chosen to obtain an effective 50  $\Omega$  (for a 50- $\Omega$ ) source impedance). For high input frequencies (> 250 MHz), the R-C-R circuit can be removed, as indicated in [Figure](#page-48-1) 80.



<span id="page-48-1"></span>**Figure 80. Drive Circuit for Input Frequencies > 250 MHz**

#### **[ADS42JB46](http://www.ti.com/product/ads42jb46?qgpn=ads42jb46)**

SBAS621B –JULY 2013–REVISED SEPTEMBER 2015 **[www.ti.com](http://www.ti.com)**



#### *9.2.2.2 Clock Input*

<span id="page-49-0"></span>The device clock inputs can be driven differentially (sine, LVPECL, or LVDS) or single-ended (LVCMOS), with little or no difference in performance between them. The common-mode voltage of the clock inputs is set to 1.4 V using internal 5-kΩ resistors. The self-bias clock inputs of the device can be driven by the transformer-coupled, sine-wave clock source or by the ac-coupled, LVPECL and LVDS clock sources, as shown in [Figure](#page-49-0) 81, [Figure](#page-49-0) 82, and [Figure](#page-49-1) 83. [Figure](#page-49-2) 84 details the internal clock buffer.













**Figure 83. LVPECL Clock Driving Circuit**

<span id="page-49-1"></span>

<span id="page-49-2"></span>NOTE:  $C_{EQ}$  is 1 pF to 3 pF and is the equivalent input capacitance of the clock buffer.

#### **Figure 84. Internal Clock Buffer**



A single-ended CMOS clock can be ac-coupled to the CLKP input, with CLKM connected to ground with a 0.1-μF capacitor, as shown in [Figure](#page-50-0) 85. However, for best performance, the clock inputs must be driven differentially, thereby reducing susceptibility to common-mode noise. For high input frequency sampling, TI recommends using a clock source with very low jitter. Band-pass filtering of the clock source can help reduce the effects of jitter. There is no change in performance with a non-50% duty cycle clock input.



**Figure 85. Single-Ended Clock Driving Circuit**

#### <span id="page-50-0"></span>*9.2.2.3 SNR and Clock Jitter*

<span id="page-50-1"></span>The signal-to-noise ratio (SNR) of the ADC is limited by three different factors, as shown in [Equation](#page-50-1) 3. Quantization noise is typically not noticeable in pipeline converters and is 96 dBFS for a 16-bit ADC. Thermal noise limits SNR at low input frequencies and clock jitter sets SNR for higher input frequencies.

$$
SNR_{ADC}[dBc] = -20 \times \log \sqrt{\left(10 - \frac{SNR_{Quantization}}{20}\right)^2 + \left(10 - \frac{SNR_{ThermalNoise}}{20}\right)^2 + \left(10 - \frac{SNR_{Jitter}}{20}\right)^2}
$$
(3)

<span id="page-50-2"></span>SNR limitation is a result of sample clock jitter and can be calculated by [Equation](#page-50-2) 4:

$$
SNRJitter [dBc] = -20 \times log(2\pi \times fIN \times tJitter)
$$
\n(4)

The total clock jitter (T<sub>Jitter</sub>) has three components: the internal aperture jitter (85 f<sub>S</sub> for the device) is set by the noise of the clock input buffer, the external clock jitter, and the jitter from the analog input signal. T<sub>Jitter</sub> can be calculated by [Equation](#page-50-3) 5:

$$
T_{\text{jitter}} = \sqrt{\left(T_{\text{jitter,Ext.Clock\_Input}}\right)^2 + \left(T_{\text{Aperture}\_\text{ADC}}\right)^2}
$$
\n(5)

<span id="page-50-3"></span>External clock jitter can be minimized by using high-quality clock sources and jitter cleaners as well as band-pass filters at the clock input while a faster clock slew rate improves ADC aperture jitter. The device has a 74.1-dBFS thermal noise and an 85-f<sub>S</sub> internal aperture jitter. The SNR value depends on the amount of external jitter for different input frequencies, as shown in [Figure](#page-50-4) 86.



<span id="page-50-4"></span>**Figure 86. SNR versus Input Frequency and External Clock Jitter**

#### **[ADS42JB46](http://www.ti.com/product/ads42jb46?qgpn=ads42jb46)**

SBAS621B –JULY 2013–REVISED SEPTEMBER 2015 **[www.ti.com](http://www.ti.com)**

**INSTRUMENTS** 

Texas

#### **9.2.3 Application Curves**





## <span id="page-52-0"></span>**10 Power Supply Recommendations**

Four different power supply rails are required for ADS42JBxx device family:

- 3.3-V AVDD3V is used to supply power to the analog buffers.
- 1.8-V AVDD is used to supply power to the analog core of the ADC.
- 1.8-V DRVDD is used to supply power to the digital core of the ADC.
- 1.8-V IOVDD is used to supply power to the output buffers.

Because of the switching activities on the digital rail, it is recommended to provide the 1.8-V digital and analog supplies from separate sources. Both IOVDD and DRVDD may be supplied from a common source and a ferrite bead is recommended to separate these two supply rails. An example power supply scheme suitable for the ADS42JB46 is shown in [Figure](#page-52-3) 89. In this example supply scheme, AVDD3V, AVDD, DRVDD and IOVDD are supplied from LDOs. To improve on the efficiency of the power supply scheme and to minimize heat dissipation, it is recommended that a DC-DC converter (or switcher) is used before the LDOs if the input voltage is greater than 4.5 V.



**Figure 89. Example Power Supply Scheme**

## <span id="page-52-3"></span><span id="page-52-1"></span>**11 Layout**

## <span id="page-52-2"></span>**11.1 Layout Guidelines**

- The length of the positive and negative traces of a differential pair should be matched to within 2 mils (0.051mm) of each other.
- Each differential pair length should be matched within 10 mils (0.254 mm) of each other.
- When the ADC is used on the same PCB with a digital intensive component such as FPGA or ASIC, separate digital and analog ground planes should be used. These separate ground planes should not overlap to minimize undesired coupling.
- Connect decoupling caps directly to ground and place close to the ADC power pins and the power supply pins to filter high-frequency current transients directly to the ground plane. This is illustrated in [Figure](#page-53-1) 90.
- Ground and power planes should be wide enough to keep the impedance very low. In a multi-layer PCB, one layer each should be dedicated to ground and power planes.
- All high speed serdes traces should be routed straight with minimum curves and bends. Where a bend is necessary, avoid making very sharp right angle bends in the trace.
- FR4 material may be used for the PCB core dielectric up to the maximum 3.125-Gbps bit rate supported by ADS42JBxx device family. Path loss can be compensated for by adjusting the drive strength from the ADS42JBxx using SPI register 0x36.

## **Layout Guidelines (continued)**





## <span id="page-53-1"></span><span id="page-53-0"></span>**11.2 Layout Example**







## <span id="page-54-0"></span>**12 Device and Documentation Support**

## <span id="page-54-1"></span>**12.1 Device Support**

#### **12.1.1 Third-Party Products Disclaimer**

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

## <span id="page-54-2"></span>**12.2 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms](http://www.ti.com/corp/docs/legal/termsofuse.shtml) of [Use.](http://www.ti.com/corp/docs/legal/termsofuse.shtml)

**TI E2E™ Online [Community](http://e2e.ti.com)** *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design [Support](http://support.ti.com/)** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### <span id="page-54-3"></span>**12.3 Trademarks**

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

### <span id="page-54-4"></span>**12.4 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## <span id="page-54-5"></span>**12.5 Glossary**

[SLYZ022](http://www.ti.com/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## <span id="page-54-6"></span>**13 Mechanical, Packaging, and Orderable Information**

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**(2)** Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check<http://www.ti.com/productcontent>for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# **PACKAGE OPTION ADDENDUM**

www.ti.com 29-Aug-2015

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

Texas<br>Instruments

## **TAPE AND REEL INFORMATION**





## **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**





TEXAS<br>INSTRUMENTS

www.ti.com 3-Aug-2017

# **PACKAGE MATERIALS INFORMATION**



\*All dimensions are nominal



# **MECHANICAL DATA**



NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994. A.

- Β. This drawing is subject to change without notice.
- Quad Flatpack, No-leads (QFN) package configuration.  $\mathbb{C}$ .
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.





NOTE: A. All linear dimensions are in millimeters



RGC (S-PVQFN-N64)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- $\mathsf{A}$ All linear dimensions are in millimeters. This drawing is subject to change without notice. В.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at
- www.ti.com <http://www.ti.com>. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should E.
- contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations. F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in thermal pad.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

Ti's published terms of sale for semiconductor products [\(http://www.ti.com/sc/docs/stdterms.htm\)](http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated