

ADC12C080 12-Bit, 65/80 MSPS A/D Converter

Check for Samples: [ADC12C080](http://www.ti.com/product/adc12c080#samples)

-
-
-
-
-
-
-
-

-
-
-
-
-

- **• Resolution 12 Bits** *CO Resolution 12 Bits**CO CO CO CO CO CO CO CO CO*
-
-
- **• SFDR (fIN = 170 MHz) 86 dBFS (typ)**
- **• Full Power Bandwidth 1 GHz (typ)**
- **• Power Consumption 300 mW (typ)**

Connection Diagram

¹FEATURES DESCRIPTION

²• 1 GHz Full Power Bandwidth The ADC12C080 is a high-performance CMOS analog-to-digital converter capable of converting **• Internal Reference and Sample-and-Hold** analog input signals into 12-bit digital words at rates **Circuit** up to ⁸⁰ Mega Samples Per Second (MSPS). This **Low Power Consumption** *CONSTANDER CONVERTER USES A differential, pipelined architecture* with digital error correction and an on-chip sample- **• Data Ready Output Clock** and-hold circuit to minimize power consumption and **• Clock Duty Cycle Stabilizer** the external component count, while providing **• Single +3.0V Supply Operation** excellent dynamic performance. A unique sample- **Power-Down Mode** *b b and-hold stage yields a full-power bandwidth of 1* GHz. The ADC12C080 may be operated from a **• 32-Pin WQFN Package, (5x5x0.8mm, 0.5mm** single +3.0V power supply and consumes low power. **Pin-Pitch)** ^A separate +2.5V supply may be used for the digital output interface which allows lower power operation **APPLICATIONS** with reduced noise. ^A power-down feature reduces **High IF Sampling Receivers • The power consumption to very low levels while still** allowing fast wake-up time to full operation. The **Figure 19 Wireless Base Station Receivers**
 Figure 19 Test and Measurement Equipment
 Figure 19 A stable 1.2V internal voltage reference
 Figure 1.2V internal voltage reference **input swing. A stable 1.2V internal voltage reference Communications Instrumentation** is provided, or the ADC12C080 can be operated with an external 1.2V reference. Output data format (offset **• Portable Instrumentation** binary versus 2's complement) and duty cycle stabilizer are pin-selectable. The duty cycle stabilizer **KEY SPECIFICATIONS** maintains performance over ^a wide range of clock

Conversion Rate 80 MSPS The ADC12C080 is available in a 32-lead WQFN **•• SNR** (f_{IN} = 170 MHz) 68 dBFS (typ) *interatoral package and operates over the industrial temperature* range of −40°C to +85°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Æ Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

Block Diagram

Pin Descriptions and Equivalent Circuits

[ADC12C080](http://www.ti.com/product/adc12c080?qgpn=adc12c080)

SNAS379C –SEPTEMBER 2006–REVISED APRIL 2013 **www.ti.com**

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

RUMENTS

www.ti.com SNAS379C –SEPTEMBER 2006–REVISED APRIL 2013

Absolute Maximum Ratings (1) (2)(3)

(1) All voltages are measured with respect to GND = AGND = DRGND = 0V, unless otherwise specified.

(2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is specified to be functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions. Operation of the device beyond the maximum Operating Ratings is not recommended.

If Military/Aerospace specified devices are required, please contact the TI Sales Office/ Distributors for availability and specifications. (4) When the input voltage at any pin exceeds the power supplies (that is, $V_{IN} < AGD$, or $V_{IN} > V_A$), the current at that pin should be

limited to ±5 mA. The ±50 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of ±5 mA to 10. (5) The maximum allowable power dissipation is dictated by $T_{J,max}$, the junction-to-ambient thermal resistance, (θ_{JA}) , and the ambient

temperature, (T_A) , and can be calculated using the formula $P_{D,max} = (T_{J,max} - T_A)/\theta_{JA}$. The values for maximum power dissipation listed above will be reached only when the device is operated in a severe fault condition (e.g. when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Such conditions should always be avoided.

(6) Human Body Model is 100 pF discharged through a 1.5 kΩ resistor. Machine Model is 220 pF discharged through 0 Ω

(7) Reflow temperature profiles are different for lead-free and non-lead-free packages.

Operating Ratings (1) (2)

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is specified to be functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions. Operation of the device beyond the maximum Operating Ratings is not recommended.

(2) All voltages are measured with respect to GND = AGND = DRGND = 0V, unless otherwise specified.

ADC12C080 Converter Electrical Characteristics

Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V, V_A = +3.0V, V_{DR} = +2.5V, Internal V_{REF} = +1.2V, f_{CLK} = 80 MHz, 50% Duty Cycle, DCS Disabled, V_{CM} = V_{CMO}, C_L = 5 pF/pin. Typical values are for T_A = 25°C. **Boldface limits apply for** $T_{MIN} \leq T_A \leq T_{MAX}$ **. All other limits apply for** $T_A = 25^{\circ}$ **C ^{(1) (2)}**

(1) The inputs are protected as shown below. Input voltage magnitudes above V_A or below GND will not damage this device, provided current is limited per [Note](#page-4-0) 4 under Absolute Maximum Ratings. However, errors in the A/D conversion can occur if the input goes above 2.6V or below GND as described in the [Operating](#page-4-1) Ratings section.

(2) With a full scale differential input of $2V_{P-P}$, the 12-bit LSB is 488 µV.
(3) Typical figures are at T_A = 25°C and represent most likely parametric

Typical figures are at $T_A = 25^\circ \text{C}$ and represent most likely parametric norms at the time of product characterization. The typical specifications are not ensured.

The input capacitance is the sum of the package/pin capacitance and the sample and hold circuit capacitance.

(5) This parameter is specified by design and/or characterization and is not tested in production.

ADC12C080 Dynamic Converter Electrical Characteristics

Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V, V_A = +3.0V, V_{DR} = +2.5V, Internal V_{REF} = +1.2V, f_{CLK} = 80 MHz, 50% Duty Cycle, DCS Disabled, V_{CM} = V_{CMO}, C_L = 5 pF/pin, . Typical values are for T_A = 25°C. **Boldface limits apply for** $T_{MIN} \leq T_A \leq T_{MAX}$ **. All other limits apply for** $T_A = 25^{\circ}$ **C ^{(1) (2)}**

(1) The inputs are protected as shown below. Input voltage magnitudes above V_A or below GND will not damage this device, provided current is limited per [Note](#page-4-0) 4 under Absolute Maximum Ratings. However, errors in the A/D conversion can occur if the input goes above 2.6V or below GND as described in the [Operating](#page-4-1) Ratings section.

(2) With a full scale differential input of $2V_{P-P}$, the 12-bit LSB is 488 μ V.

- (3) Typical figures are at $T_A = 25^\circ \text{C}$ and represent most likely parametric norms at the time of product characterization. The typical specifications are not ensured.
- (4) Parameters specified in dBFS indicate the value that would be attained with a full-scale input signal.

ADC12C080 Logic and Power Supply Electrical Characteristics

Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V, V_A = +3.0V, V_{DR} = +2.5V, Internal V_{REF} = +1.2V, f_{CLK} = 80 MHz, 50% Duty Cycle, DCS Disabled, V_{CM} = V_{CMO}, C_L = 5 pF/pin. Typical values are for T_A = 25°C. **Boldface limits apply for** $T_{MIN} \leq T_A \leq T_{MAX}$ **. All other limits apply for** $T_A = 25^{\circ}$ **C ^{(1) (2)}**

(1) The inputs are protected as shown below. Input voltage magnitudes above V_A or below GND will not damage this device, provided current is limited per [Note](#page-4-0) 4 under Absolute Maximum Ratings. However, errors in the A/D conversion can occur if the input goes above 2.6V or below GND as described in the [Operating](#page-4-1) Ratings section.

(2) With a full scale differential input of $2V_{P-P}$, the 12-bit LSB is 488 µV.
(3) Typical figures are at $T_A = 25^{\circ}C$ and represent most likely parametric

Typical figures are at $T_A = 25^{\circ}\text{C}$ and represent most likely parametric norms at the time of product characterization. The typical specifications are not ensured.

 (4) I_{DR} is the current consumed by the switching of the output drivers and is primarily determined by load capacitance on the output pins, the supply voltage, V_{DR}, and the rate at which the outputs are switching (which is signal dependent). $I_{DR} = V_{DR}(C_0 \times f_0 + C_1 \times f_1 + ... C_{11} \times$ f_{11}) where V_{DR} is the output driver power supply voltage, C_n is total capacitance on the output pin, and f_n is the average frequency at which that pin is toggling.

ADC12C080 Timing and AC Characteristics

Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V, V_A = +3.0V, V_{DR} = +2.5V, Internal V_{REF} = +1.2V, f_{CLK} = 80 MHz, 50% Duty Cycle, DCS Disabled, V_{CM} = V_{CMO}, C_L = 5 pF/pin. Typical values are for T_A = 25°C. Timing measurements are taken at 50% of the signal amplitude. **Boldface limits apply for TMIN ≤ T^A ≤ TMAX.** All other limits apply for $T_A = 25^{\circ}C^{(1)(2)}$

(1) The inputs are protected as shown below. Input voltage magnitudes above V_A or below GND will not damage this device, provided current is limited per [Note](#page-4-0) 4 under Absolute Maximum Ratings. However, errors in the A/D conversion can occur if the input goes above 2.6V or below GND as described in the [Operating](#page-4-1) Ratings section.

-
- (2) With a full scale differential input of $2V_{P-P}$, the 12-bit LSB is 488 μ V.
(3) Typical figures are at $T_A = 25^{\circ}$ C and represent most likely parametric Typical figures are at $T_A = 25^\circ$ C and represent most likely parametric norms at the time of product characterization. The typical specifications are not ensured.
- (4) This parameter is specified by design and/or characterization and is not tested in production.

Dynamic Converter Electrical Characteristics at 65MSPS

Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V, V_A = +3.0V, V_{DR} = +2.5V, Internal V_{REF} = +1.2V, f_{CLK} = 65 MHz, 50% Duty Cycle, DCS Disabled, V_{CM} = V_{CMO}, C_L = 5 pF/pin, . Typical values are for T_A = 25°C. **Boldface limits apply for** $T_{MIN} \leq T_A \leq T_{MAX}$ **. All other limits apply for** $T_A = 25^{\circ}$ **C ^{(1) (2)}**

(1) The inputs are protected as shown below. Input voltage magnitudes above V_A or below GND will not damage this device, provided current is limited per [Note](#page-4-0) 4 under Absolute Maximum Ratings. However, errors in the A/D conversion can occur if the input goes above 2.6V or below GND as described in the [Operating](#page-4-1) Ratings section.

-
- (2) With a full scale differential input of $2V_{P-P}$, the 12-bit LSB is 488 µV.
(3) Typical figures are at T_A = 25°C and represent most likely parametric Typical figures are at $T_A = 25^\circ \text{C}$ and represent most likely parametric norms at the time of product characterization. The typical specifications are not ensured.
- Parameters specified in dBFS indicate the value that would be attained with a full-scale input signal.
- (5) I_{DR} is the current consumed by the switching of the output drivers and is primarily determined by load capacitance on the output pins, the supply voltage, V_{DR} , and the rate at which the outputs are switching (which is signal dependent). $I_{DR} = V_{DR}(C_0 \times f_0 + C_1 \times f_1 + \ldots + C_{11} \times f_1)$ f_{11}) where V_{DR} is the output driver power supply voltage, C_n is total capacitance on the output pin, and f_n is the average frequency at which that pin is toggling.

Specification Definitions

APERTURE DELAY is the time after the falling edge of the clock to when the input signal is acquired or held for conversion.

APERTURE JITTER (APERTURE UNCERTAINTY) is the variation in aperture delay from sample to sample. Aperture jitter manifests itself as noise in the output.

CLOCK DUTY CYCLE is the ratio of the time during one cycle that a repetitive digital waveform is high to the total time of one period. The specification here refers to the ADC clock input signal.

COMMON MODE VOLTAGE (VCM) is the common DC voltage applied to both input terminals of the ADC.

CONVERSION LATENCY is the number of clock cycles between initiation of conversion and when that data is presented to the output driver stage. Data for any given sample is available at the output pins the Pipeline Delay plus the Output Delay after the sample is taken. New data is available at every clock cycle, but the data lags the conversion by the pipeline delay.

DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1 LSB.

EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS) is another method of specifying Signal-to-Noise and Distortion Ratio or SINAD. ENOB is defined as (SINAD - 1.76) / 6.02 and says that the converter is equivalent to a perfect ADC of this (ENOB) number of bits.

FULL POWER BANDWIDTH is a measure of the frequency at which the reconstructed output fundamental drops 3 dB below its low frequency value for a full scale input.

GAIN ERROR is the deviation from the ideal slope of the transfer function. It can be calculated as:

Gain Error = Positive Full Scale Error − Negative Full Scale Error (1)

It can also be expressed as Positive Gain Error and Negative Gain Error, which are calculated as:

PGE = Positive Full Scale Error - Offset Error NGE = Offset Error - Negative Full Scale Error (2)

INTEGRAL NON LINEARITY (INL) is a measure of the deviation of each individual code from a best fit straight line. The deviation of any given code from this straight line is measured from the center of that code value.

INTERMODULATION DISTORTION (IMD) is the creation of additional spectral components as a result of two sinusoidal frequencies being applied to the ADC input at the same time. It is defined as the ratio of the power in the intermodulation products to the total power in the original frequencies. IMD is usually expressed in dBFS.

LSB (LEAST SIGNIFICANT BIT) is the bit that has the smallest value or weight of all bits. This value is $V_{FS}/2^n$, where " V_{FS} " is the full scale input voltage and "n" is the ADC resolution in bits.

MISSING CODES are those output codes that will never appear at the ADC outputs. The ADC is ensured not to have any missing codes.

MSB (MOST SIGNIFICANT BIT) is the bit that has the largest value or weight. Its value is one half of full scale.

NEGATIVE FULL SCALE ERROR is the difference between the actual first code transition and its ideal value of ½ LSB above negative full scale.

OFFSET ERROR is the difference between the two input voltages $[(V_{IN}+)-(V_{IN})]$ required to cause a transition from code 2047 to 2048.

OUTPUT DELAY is the time delay after the falling edge of the clock before the data update is presented at the output pins.

PIPELINE DELAY (LATENCY) See CONVERSION LATENCY.

POSITIVE FULL SCALE ERROR is the difference between the actual last code transition and its ideal value of 1½ LSB below positive full scale.

POWER SUPPLY REJECTION RATIO (PSRR) is a measure of how well the ADC rejects a change in the power supply voltage. PSRR is the ratio of the Full-Scale output of the ADC with the supply at the minimum DC supply limit to the Full-Scale output of the ADC with the supply at the maximum DC supply limit, expressed in dB.

Copyright © 2006–2013, Texas Instruments Incorporated Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SNAS379C&partnum=ADC12C080) Feedback 11

[ADC12C080](http://www.ti.com/product/adc12c080?qgpn=adc12c080)

SNAS379C –SEPTEMBER 2006–REVISED APRIL 2013 **www.ti.com**

SIGNAL TO NOISE RATIO (SNR) is the ratio, expressed in dB, of the rms value of the input signal to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including harmonics or DC.

SIGNAL TO NOISE PLUS DISTORTION (S/N+D or SINAD) Is the ratio, expressed in dB, of the rms value of the input signal to the rms value of all of the other spectral components below half the clock frequency, including harmonics but excluding d.c.

SPURIOUS FREE DYNAMIC RANGE (SFDR) is the difference, expressed in dB, between the rms values of the input signal and the peak spurious signal, where a spurious signal is any signal present in the output spectrum that is not present at the input.

TOTAL HARMONIC DISTORTION (THD) is the ratio, expressed in dB, of the rms total of the first six harmonic levels at the output to the level of the fundamental at the output. THD is calculated as

$$
FHD = 20 \times \log \sqrt{\frac{f_2^2 + \ldots + f_7^2}{f_1^2}}
$$

(3)

where f₁ is the RMS power of the fundamental (output) frequency and f₂ through f₇ are the RMS power of the first six harmonic frequencies in the output spectrum.

SECOND HARMONIC DISTORTION (2ND HARM) is the difference expressed in dB, between the RMS power in the input frequency at the output and the power in its 2nd harmonic level at the output.

THIRD HARMONIC DISTORTION (3RD HARM) is the difference, expressed in dB, between the RMS power in the input frequency at the output and the power in its 3rd harmonic level at the output.

Timing Diagram

Figure 1. Output Timing

Transfer Characteristic

Figure 2. Transfer Characteristic

XAS **RUMENTS**

= +1.2V, f_{CLK} = 80 MHz, 50% Duty Cycle, DCS disabled, V_{CM} = V_{CMO}, C_L = 5 pF/pin. T_A = 25°C. **DNL INL** \overline{c} $\overline{1}$ DNL (LSB) INL_(LSB) $\mathbf 0$ -1 -1 -2 -2 1024 3072 $\mathbf 0$ 2048 4096 $\overline{0}$ 1024 2048 3072 4096 **Figure 3. Figure 4.** $CODE$ **DNL vs. f**_{CLK}
 INL vs. f_{CLK} 1.0 0.5 0.5 $+IML$ +DNL DNL (LSB) INL (LSB) 0.0 0.0 $-DNL$ $-INL$ -0.5 -0.5 -1.0 -1.0 $\overline{}$ 25 75 100 $\mathbf 0$ $25\,$ 50 $75\,$ 100 50 f_{CLK} (MHz) f_{CLK} (MHz) **Figure 5. Figure 6. DNL** vs. Temperature
 INL vs. Temperature 1.0 $+IML$ 0.5 0.5 +DNL DNL (LSB) INL (LSB) 0.0 0.0 -DNL -0.5 -0.5 $-IML$ -1.0 -1.0 -50 $\mathbf 0$ 50 100 -50 $\pmb{0}$ 50 100

Typical Performance Characteristics DNL, INL

Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V, V_A = +3.0V, V_{DR} = +2.5V, Internal V_{REF}

TEMP °C

TEMP °C

Figure 7. Figure 8.

Typical Performance Characteristics DNL, INL (continued)

Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V, V_A = +3.0V, V_{DR} = +2.5V, Internal V_{REF} = +1.2V, f_{CLK} = 80 MHz, 50% Duty Cycle, DCS disabled, V_{CM} = V_{CMO}, C_L = 5 pF/pin. T_A = 25°C.

EXAS STRUMENTS

[ADC12C080](http://www.ti.com/product/adc12c080?qgpn=adc12c080)

www.ti.com SNAS379C –SEPTEMBER 2006–REVISED APRIL 2013

Typical Performance Characteristics (continued)

Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V, V_A = +3.0V, V_{DR} = +2.5V, Internal V_{REF} = +1.2V, f_{CLK} = 80 MHz, 50% Duty Cycle, DCS disabled, $V_{CM} = V_{CMO}$, $f_{IN} = 10$ MHz, $C_L = 5$ pF/pin. $T_A = 25^{\circ}$ C.
SNR, SINAD, SFDR vs. Clock Duty Cycle
Distortion vs. Clock Duty Cycle

 $\mathbf 0$

80

240

320

160

 f_{IN} (MHz)

XAS TRUMENTS

THD

2ND HARM

3RD HARM

TEMP °C

20

 $20\,$

 $30\,$

40

50

100

40

Typical Performance Characteristics (continued)

Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V, V_A = +3.0V, V_{DR} = +2.5V, Internal V_{REF}

Typical Performance Characteristics (continued)

Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V, V_A = +3.0V, V_{DR} = +2.5V, Internal V_{REF} = +1.2V, f_{CLK} = 80 MHz, 50% Duty Cycle, DCS disabled, V_{CM} = V_{CMO}, f_{IN} = 10 MHz, C_L = 5 pF/pin. T_A = 25°C.

FUNCTIONAL DESCRIPTION

Operating on a single +3.0V supply, the ADC12C080 uses a pipeline architecture and has error correction circuitry to help ensure maximum performance. The differential analog input signal is digitized to 12 bits. The user has the choice of using an internal 1.2V stable reference, or using an external 1.2V reference. Any external reference is buffered on-chip to ease the task of driving that pin.

The output word rate is the same as the clock frequency. The analog input is acquired at the rising edge of the clock and the digital data for a given sample is delayed by the pipeline for 7 clock cycles. The digital outputs are CMOS compatible signals that are clocked by a synchronous data ready output signal (DRDY, pin 21) at the same rate as the clock input. Duty cycle stabilization and output data format are selectable using the quad state function OF/DCS pin (pin 12). The output data can be set for offset binary or two's complement.

Power-down is selectable using the PD pin (pin 30). A logic high on the PD pin reduces the converter power consumption. For normal operation, the PD pin should be connected to the analog ground (AGND).

APPLICATIONS INFORMATION

OPERATING CONDITIONS

We recommend that the following conditions be observed for operation of the ADC12C080:

 $2.7V \leq V_A \leq 3.6V$

 $2.4V \leq V_{DR} \leq V_A$

20 MHz $\leq f_{CLK} \leq 80$ MHz

1.2V internal reference

 V_{REF} = 1.2V (for an external reference)

 V_{CM} = 1.5V (from V_{CMO})

ANALOG INPUTS

Signal Inputs

Differential Analog Input Pins

The ADC12C080 has one pair of analog signal input pins, V_{IN}+ and V_{IN}−, which form a differential input pair. The input signal, V_{IN} , is defined as

$$
V_{1N} = (V_{1N} +) - (V_{1N} -) \tag{4}
$$

[Figure](#page-19-0) 30 shows the expected input signal range. Note that the common mode input voltage, V_{CM} , should be 1.5V. Using V_{CMO} (pin 32) for V_{CM} will ensure the proper input common mode level for the analog input signal. The positive peaks of the individual input signals should each never exceed 2.6V. Each analog input pin of the differential pair should have a maximum peak-to-peak voltage of 1V, be 180° out of phase with each other and be centered around V_{CM} . The peak-to-peak voltage swing at each analog input pin should not exceed the 1V or the output data will be clipped.

Figure 30. Expected Input Signal Range

For single frequency sine waves the full scale error in LSB can be described as approximately

 $E_{FS} = 4096 (1 - \sin(90^\circ + \text{dev}))$ (5)

Where dev is the angular difference in degrees between the two signals having a 180° relative phase relationship to each other (see [Figure](#page-19-0) 30). For single frequency inputs, angular errors result in a reduction of the effective full scale input. For complex waveforms, however, angular errors will result in distortion.

Figure 31. Angular Errors Between the Two Input Signals Will Reduce the Output Level or Cause Distortion

It is recommended to drive the analog inputs with a source impedance less than 100 Ω . Matching the source impedance for the differential inputs will improve even ordered harmonic performance (particularly second harmonic).

[Table](#page-20-0) 1 indicates the input to output relationship of the ADC12C080.

Table 1. Input to Output Relationship

Driving the Analog Inputs

The V_{IN}+ and the V_{IN}− inputs of the ADC12C080 have an internal sample-and-hold circuit which consists of an analog switch followed by a switched-capacitor amplifier.

[Figure](#page-20-1) 32 and [Figure](#page-20-2) 33 show examples of single-ended to differential conversion circuits. The circuit in [Figure](#page-20-1) 32 works well for input frequencies up to approximately 70MHz, while the circuit in [Figure](#page-20-2) 33 works well above 70MHz.

Figure 32. Low Input Frequency Transformer Drive Circuit

Figure 33. High Input Frequency Transformer Drive Circuit

One short-coming of using a transformer to achieve the single-ended to differential conversion is that most RF transformers have poor low frequency performance. A differential amplifier can be used to drive the analog inputs for low frequency applications. The amplifier must be fast enough to settle from the charging glitches on the analog input resulting from the sample-and-hold operation before the clock goes high and the sample is passed to the ADC core.

The SFDR performance of the converter depends on the external signal conditioning circuity used, as this affects how quickly the sample-and-hold charging glitch will settle. An external resistor and capacitor network as shown in [Figure](#page-23-0) 34 should be used to isolate the charging glitches at the ADC input from the external driving circuit and to filter the wideband noise at the converter input. These components should be placed close to the ADC inputs because the analog input of the ADC is the most sensitive part of the system, and this is the last opportunity to filter that input. For Nyquist applications the RC pole should be at the ADC sample rate. The ADC input capacitance in the sample mode should be considered when setting the RC pole. For wideband undersampling applications, the RC pole should be set at least 1.5 to 2 times the maximum input frequency to maintain a linear delay response.

Input Common Mode Voltage

The input common mode voltage, V_{CM} , should be in the range of 1.4V to 1.6V and be a value such that the peak excursions of the analog signal do not go more negative than ground or more positive than 2.6V. It is recommended to use V_{CMO} (pin 32) as the input common mode voltage.

If the ADC12C080 is operated with V_A=3.6V, a resistor of approximately 1KΩ should be used from the V_{CMO} pin to AGND.This will help maintain stability over the entire temperature range when using a high supply voltage.

Reference Pins

The ADC12C080 is designed to operate with an internal or external 1.2V reference. The internal 1.2 Volt reference is the default condition when no external reference input is applied to the V_{REF} pin. If a voltage is applied to the V_{REF} pin, then that voltage is used for the reference. The V_{REF} pin should always be bypassed to ground with a 0.1 µF capacitor close to the reference input pin.

It is important that all grounds associated with the reference voltage and the analog input signal make connection to the ground plane at a single, quiet point to minimize the effects of noise currents in the ground path.

The Reference Bypass Pins (V_{RP} , V_{CMO} , and V_{RN}) are made available for bypass purposes. These pins should each be bypassed to AGND with a low ESL (equivalent series inductance) 1 μ F capacitor placed very close to the pin to minimize stray inductance. A 0.1 μ F capacitor should be placed between V_{RP} and V_{RN} as close to the pins as possible, and a 1 µF capacitor should be placed in parallel. This configuration is shown in [Figure](#page-23-0) 34. It is necessary to avoid reference oscillation, which could result in reduced SFDR and/or SNR. V_{CMO} may be loaded to 1mA for use as a temperature stable 1.5V reference. The remaining pins should not be loaded.

Smaller capacitor values than those specified will allow faster recovery from the power down mode, but may result in degraded noise performance. Loading any of these pins, other than V_{CMO} may result in performance degradation.

The nominal voltages for the reference bypass pins are as follows:

 V_{CMO} = 1.5 V $V_{RP} = 2.0 V$ V_{RN} = 1.0 V

OF/DCS Pin

Duty cycle stabilization and output data format are selectable using this quad state function pin. When enabled, duty cycle stabilization can compensate for clock inputs with duty cycles ranging from 30% to 70% and generate a stable internal clock, improving the performance of the part. With OF/DCS = V_A the output data format is 2's complement and duty cycle stabilization is not used. With OF/DCS = AGND the output data format is offset binary and duty cycle stabilization is not used. With OF/DCS = $(2/3)^*V_A$ the output data format is 2's complement and duty cycle stabilization is applied to the clock. If OF/DCS is $(1/3)^*V_A$ the output data format is offset binary and duty cycle stabilization is applied to the clock. While the sense of this pin may be changed "on the fly," doing this is not recommended as the output data could be erroneous for a few clock cycles after this change is made.

Digital CMOS compatible inputs consist of CLK, and PD.

Clock Input

The CLK controls the timing of the sampling process. To achieve the optimum noise performance, the clock input should be driven with a stable, low jitter clock signal in the range indicated in the [Electrical](#page-5-0) Table. The clock input signal should also have a short transition region. This can be achieved by passing a low-jitter sinusoidal clock source through a high speed buffer gate. The trace carrying the clock signal should be as short as possible and should not cross any other signal line, analog or digital, not even at 90°.

The clock signal also drives an internal state machine. If the clock is interrupted, or its frequency is too low, the charge on the internal capacitors can dissipate to the point where the accuracy of the output data will degrade. This is what limits the minimum sample rate.

The clock line should be terminated at its source in the characteristic impedance of that line. Take care to maintain a constant clock line impedance throughout the length of the line. Refer to Application Note AN-905 [\(SNLA035](http://www.ti.com/lit/pdf/SNLA035)) for information on setting characteristic impedance.

It is highly desirable that the the source driving the ADC clock pins only drive that pin. However, if that source is used to drive other devices, then each driven pin should be AC terminated with a series RC to ground, such that the resistor value is equal to the characteristic impedance of the clock line and the capacitor value is

$$
C \geq \frac{4 \times t_{PD} \times L}{Z_{\circ}}
$$

(6)

where t_{PD} is the signal propagation rate down the clock line, "L" is the line length and Z_O is the characteristic impedance of the clock line. This termination should be as close as possible to the ADC clock pin but beyond it as seen from the clock source. Typical t_{PD} is about 150 ps/inch (60 ps/cm) on FR-4 board material. The units of "L" and t_{PD} should be the same (inches or centimeters).

The duty cycle of the clock signal can affect the performance of the A/D Converter. Because achieving a precise duty cycle is difficult, the ADC12C080 has a Duty Cycle Stabilizer.

Power-Down (PD)

The PD pin, when high, holds the ADC12C080 in a power-down mode to conserve power when the converter is not being used. The power consumption in this state is 5 mW if the clock is stopped when PD is high. The output data pins are undefined and the data in the pipeline is corrupted while in the power down mode.

The Power Down Mode Exit Cycle time is determined by the value of the components on pins 1, 2, and 32 and is about 3 ms with the recommended components on the V_{RP} , V_{CMO} and V_{RN} reference bypass pins. These capacitors loose their charge in the Power Down mode and must be recharged by on-chip circuitry before conversions can be accurate. Smaller capacitor values allow slightly faster recovery from the power down mode, but can result in a reduction in SNR, SINAD and ENOB performance.

DIGITAL OUTPUTS

Digital outputs consist of the CMOS signals D0-D11, and DRDY.

The ADC12C080 has 13 CMOS compatible data output pins corresponding to the converted input value and a data ready (DRDY) signal that should be used to capture the output data. Valid data is present at these outputs while the PD pin is low. Data should be captured and latched with the rising edge of the DRDY signal.

Be very careful when driving a high capacitance bus. The more capacitance the output drivers must charge for each conversion, the more instantaneous digital current flows through V_{DR} and DRGND. These large charging current spikes can cause on-chip ground noise and couple into the analog circuitry, degrading dynamic performance. Adequate bypassing, limiting output capacitance and careful attention to the ground plane will reduce this problem. The result could be an apparent reduction in dynamic performance.

Figure 34. Application Circuit

POWER SUPPLY CONSIDERATIONS

The power supply pins should be bypassed with a 0.1 µF capacitor and with a 100 pF ceramic chip capacitor close to each power pin. Leadless chip capacitors are preferred because they have low series inductance.

As is the case with all high-speed converters, the ADC12C080 is sensitive to power supply noise. Accordingly, the noise on the analog supply pin should be kept below 100 m $V_{\text{p.p.}}$

No pin should ever have a voltage on it that is in excess of the supply voltages, not even on a transient basis. Be especially careful of this during power turn on and turn off.

The V_{DR} pin provides power for the output drivers and may be operated from a supply in the range of 2.4V to V_A. This enables lower power operation, reduces the noise coupling effects from the digital outputs to the analog circuitry and simplifies interfacing to lower voltage devices and systems.

LAYOUT AND GROUNDING

Proper grounding and proper routing of all signals are essential to ensure accurate conversion. Maintaining separate analog and digital areas of the board, with the ADC12C080 between these areas, is required to achieve specified performance.

The ground return for the data outputs (DRGND) carries the ground current for the output drivers. The output current can exhibit high transients that could add noise to the conversion process. To prevent this from happening, the DRGND pins should NOT be connected to system ground in close proximity to any of the ADC12C080's other ground pins.

Capacitive coupling between the typically noisy digital circuitry and the sensitive analog circuitry can lead to poor performance. The solution is to keep the analog circuitry separated from the digital circuitry, and to keep the clock line as short as possible.

The effects of the noise generated from the ADC output switching can be minimized through the use of 22Ω resistors in series with each data output line. Locate these resistors as close to the ADC output pins as possible.

Since digital switching transients are composed largely of high frequency components, total ground plane copper weight will have little effect upon the logic-generated noise. This is because of the skin effect. Total surface area is more important than is total ground plane area.

Generally, analog and digital lines should cross each other at 90° to avoid crosstalk. To maximize accuracy in high speed, high resolution systems, however, avoid crossing analog and digital lines altogether. It is important to keep clock lines as short as possible and isolated from ALL other lines, including other digital lines. Even the generally accepted 90° crossing should be avoided with the clock line as even a little coupling can cause problems at high frequencies. This is because other lines can introduce jitter into the clock line, which can lead to degradation of SNR. Also, the high speed clock can introduce noise into the analog chain.

Best performance at high frequencies and at high resolution is obtained with a straight signal path. That is, the signal path through all components should form a straight line wherever possible.

Be especially careful with the layout of inductors and transformers. Mutual inductance can change the characteristics of the circuit in which they are used. Inductors and transformers should not be placed side by side, even with just a small part of their bodies beside each other. For instance, place transformers for the analog input and the clock input at 90° to one another to avoid magnetic coupling.

The analog input should be isolated from noisy signal traces to avoid coupling of spurious signals into the input. Any external component (e.g., a filter capacitor) connected between the converter's input pins and ground or to the reference input pin and ground should be connected to a very clean point in the ground plane.

All analog circuitry (input amplifiers, filters, reference components, etc.) should be placed in the analog area of the board. All digital circuitry and dynamic I/O lines should be placed in the digital area of the board. The ADC12C080 should be between these two areas. Furthermore, all components in the reference circuitry and the input signal chain that are connected to ground should be connected together with short traces and enter the ground plane at a single, quiet point. All ground connections should have a low inductance path to ground.

DYNAMIC PERFORMANCE

To achieve the best dynamic performance, the clock source driving the CLK input must have a sharp transition region and be free of jitter. Isolate the ADC clock from any digital circuitry with buffers, as with the clock tree shown in [Figure](#page-24-0) 35. The gates used in the clock tree must be capable of operating at frequencies much higher than those used if added jitter is to be prevented.

As mentioned in LAYOUT AND [GROUNDING](#page-23-1), it is good practice to keep the ADC clock line as short as possible and to keep it well away from any other signals. Other signals can introduce jitter into the clock signal, which can lead to reduced SNR performance, and the clock can introduce noise into other lines. Even lines with 90° crossings have capacitive coupling, so try to avoid even these 90° crossings of the clock line.

Figure 35. Isolating the ADC Clock from other Circuitry with a Clock Tree

REVISION HISTORY

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check<http://www.ti.com/productcontent>for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

PACKAGE OPTION ADDENDUM

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

Texas
Instruments

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

TEXAS
INSTRUMENTS

PACKAGE MATERIALS INFORMATION

www.ti.com 24-May-2017

*All dimensions are nominal

MECHANICAL DATA

RTV0032A

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

Ti's published terms of sale for semiconductor products [\(http://www.ti.com/sc/docs/stdterms.htm\)](http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated