











SLLSEZ8A - DECEMBER 2017-REVISED JANUARY 2019

TLIN1022-Q1

TLIN1022-Q1 Dual Local Interconnect Network (LIN) Transceiver with Dominant State Timeout

1 Features

- AEC-Q100 Qualified for Automotive Applications
 - Device Temperature: –40°C to 125°C Ambient
 - Device HBM Certification Level: ±8 kV
 - Device CDM Certification Level: ±1.5 kV
- Compliant to LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2A and ISO/DIS 17987–4.2
- Conforms to SAEJ2602 Recommended Practice for LIN
- Supports 12 V Battery Applications
- LIN Transmit Data Rate up to 20 kbps.
- Wide Operating Ranges
 - 4 V to 36 V Supply Voltage
 - ±45 V LIN Bus Fault Protection
- Sleep Mode: Ultra-Low Current Consumption Allows Wake-Up Event From:
 - LIN Bus
 - Local Wake up through EN
- Power Up and Down Glitch Free Operation
- Protection Features:
 - Under Voltage Protection on V_{SUP}
 - TXD Dominant Time Out Protection (DTO)
 - Thermal Shutdown Protection
 - Unpowered Node or Ground Disconnection Failsafe at System Level.
- Available in SOIC (14) Package and Leadless VSON (14) Package with Improved Automated Optical Inspection (AOI) Capability

2 Applications

- Body Electronics and Lighting
- Hybrid, Electric and Power Train Systems
- Infotainment and Cluster
- Appliances

3 Description


The TLIN1022-Q1 device is a Dual Local Interconnect Network (LIN) physical layer transceiver with integrated wake-up and protection features, complaint to LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2A and ISO/DIS 17987-4.2 standards. LIN is a single bidirectional bus typically used for low speed invehicle networks using data rates up to 20 kbps. The TLIN1022-Q1 is designed to support applications with wider operating voltage and additional bus-fault protection. The LIN receiver supports data rates up to 100 kbps for in-line programming. The TLIN1022-Q1 converts the LIN protocol data stream on the TXD input into a LIN bus signal using a current-limited wave-shaping driver which reduces electromagnetic emissions (EME). The receiver converts the data stream to logic level signals that are sent to the microprocessor through open-drain RXD pin. Ultra-low consumption is possible using the sleep mode which allows wake-up via LIN bus or pin.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TI IN1022 O1	SOIC (14) (D)	5.00 mm x 8.65 mm
TLIN1022-Q1	VSON (14) (DMT)(2)	3.00 mm x 4.50 mm

- (1) For all available packages, see the orderable addendum at the end of the data sheet.
- (2) Product Preview

Simplified Schematics, Master Mode



Simplified Schematics, Slave Mode






Table of Contents

1	Features 1		8.2 Functional Block Diagram	18
2	Applications 1		8.3 Feature Description	19
3	Description 1		8.4 Device Functional Modes	21
4	Revision History2	9	Application and Implementation	24
5	Pin Configuration and Functions		9.1 Application Information	24
6	Specifications		9.2 Typical Application	24
•	6.1 Absolute Maximum Ratings	10	Power Supply Recommendations	25
	6.2 ESD Ratings	11	Layout	26
	6.3 ESD Ratings - IEC 4		11.1 Layout Guidelines	26
	6.4 Thermal Information		11.2 Layout Example	27
	6.5 Recommended Operating Conditions	12	Device and Documentation Support	28
	6.6 Electrical Characteristics5		12.1 Documentation Support	28
	6.7 Switching Characteristics 6		12.2 Receiving Notification of Documentation Updates	28
	6.8 Timing Requirements		12.3 Community Resources	28
	6.9 Typical Characteristics 8		12.4 Trademarks	28
7	Parameter Measurement Information 9		12.5 Electrostatic Discharge Caution	29
8	Detailed Description 18		12.6 Glossary	29
•	8.1 Overview	13	Mechanical, Packaging, and Orderable Information	29

4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Original (December 2017) to Revision A

Page



5 Pin Configuration and Functions





(1) Product Preview

Pin Functions

PIN		Toma	DESCRIPTION
NO.	NAME	Туре	DESCRIPTION
1	RXD1	0	Channel 1 RXD Output (open-drain) interface reporting state of LIN bus voltage
2	EN1	I	Channel 1 Enable Input
3	TXD1	I	Channel 1 TXD input interface to control state of LIN output
4	RXD2	0	Channel 2 RXD Output (open-drain) interface reporting state of LIN bus voltage
5	EN2	1	Channel 2 Enable Input
7	TXD2	I	Channel 2 TXD input interface to control state of LIN output
8	GND	GND	Ground
9	LIN2	HV I/O	Channel 2 High voltage LIN bus single-wire transmitter and receiver
10	VSUP	Supply	Device Supply Voltage (connected to battery in series with external reverse blocking diode)
13	LIN1	HV I/O	Channel 1 High voltage LIN bus single-wire transmitter and receiver
6, 11, 12, 14	NC	-	Not Connected

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

Symbol	Parameter	MIN	MAX	UNIT
V _{SUP}	Supply voltage range (ISO/DIS 17987 Param 10)	-0.3	45	V
V_{LIN}	LIN Bus input voltage (ISO/DIS 17987 Param 82)	-45	45	V
V _{LOGIC}	Logic Pin Voltage (RXD, TXD, EN)	-0.3	5.5	V
T _A	Ambient temperature range	-40	125	°C
T_J	Junction Temp	- 55	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



6.2 ESD Ratings

	ESD Ratings			VALUE	UNIT
V _(ESD) Electrostatic discharge	Human body model (HBM) per	Pins RXD, RXD, EN (1)	±4000		
	Electrostatic discharge	AEC Q100-002 ⁽¹⁾	Pins LIN Bus (2) and V _{SUP}	±8000	V
		Charged device model (CDM), per AEC Q100-011	All pins	±1500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) LIN bus a stressed with respect to GND.

6.3 ESD Ratings - IEC

	ESD and Surge Protection Ratings			UNIT
V _(ESD)	IEC 61000-4-2 contact discharge electrostatic discharge (1)	LIN bus and V _{SUP} pin to GND ⁽²⁾	±6000	V
V _(ESD)	IEC 61000-4-2 air-gap discharge electrostatic discharge (1)	LIN bus and V _{SUP} pin to GND ⁽²⁾	±15000	V
V _(ESD)	Powered ESD Performance, per SAEJ2962-1 (3)	contact discharge	±8000	V
V _(ESD)	Powered ESD Performance, per SAEJ2962-1 (3)	air-gap discharge	±15000	V
ISO7637-2 ⁽⁴⁾ 8	& IEC 62215-3 Transients according to IBEE	Pulse 1	-100	V
LIN EMC test spec LIN bus pin and V _{SUP}		Pulse 2	75	V
ISO7637-2 ⁽⁴⁾ 8	& IEC 62215-3 Transients according to IBEE	Pulse 3a	-150	V
	spec LIN bus pin and V _{SUP}	Pulse 3b	100	V

⁽¹⁾ IEC 61000-4-2 is a system level ESD test. Results given here are specific to the IBEE LIN EMC Test specification conditions. Different system level configurations may lead to different results

(2) Testing performed at 3rd party IBEE Zwickau test house, test report available upon request

(3) SAEJ2962-1 Testing performed at 3rd party US3 approved EMC test facility, test report available upon request

6.4 Thermal Information

		TLIN1022D-Q1	TLIN1022DMT-Q1	
	THERMAL METRIC ⁽¹⁾	D (SOIC)	DMT (VSON)	UNIT
		14-PINS	14-PINS	
$R_{\Theta JA}$	Junction-to-ambient thermal resistance	82.3	35.5	°C/W
$R_{\Theta JC(top)}$	Junction-to-case (top) thermal resistance	41.5	18.1	°C/W
$R_{\Theta JB}$	Junction-to-board thermal resistance	38.4	13.1	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	8.9	0.6	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	38.1	13.1	°C/W
$R_{\Theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	2.5	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	PARAMETER - DEFINITION	MIN	NOM	MAX	UNIT
V _{SUP}	Supply voltage	4		36	V
V _{LIN}	LIN Bus input voltage	0		36	V
V _{LOGIC}	Logic Pin Voltage (RXD, TXD, EN)	0		5.25	V
TSD	Thermal shutdown edge	165			°C
TSD _(HYS)	Thermal shutdown hysteresis		15		°C

⁽⁴⁾ ISO7637 is a system level transient test. Results given here are specific to the IBEE LIN EMC Test specification conditions. Different system level configurations may lead to different results.



6.6 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power Sup	ylac					
V _{SUP}	Operational supply voltage (ISO/DIS 17987 Param 10)	Device is operational beyond the LIN defined nominal supply voltage range See Figure 8 and Figure 9	4		36	V
V_{SUP}	Nominal supply voltage (ISO/DIS 17987 Param 10): Normal Mode: Ramp VSUP while LIN signal is a 10 kHZ Square Wave with 50 % duty cycle and 18V swing.	Normal and Standby Modes: Ramp V _{SUP} while LIN signal is a 10 kHZ Square Wave with 50 % duty cycle and 36V swing. See Figure 8 and Figure 9	4		36	V
LIV	<u> </u>	Sleep Mode	2.9		36 3.85	V
UV _{SUP}	Under voltage V _{SUP} threshold		2.9		3.00	V
UV_{HYS}	Delta hysteresis voltage for V _{SUP} under voltage threshold			0.2		V
I _{SUP}	Supply Current	Normal Mode: EN = High, bus dominant: total bus load where R_{LIN} > 500 Ω and C_{LIN} < 10 nF See Figure 14		1.2	7.5	mA
I _{SUP}	Supply Current	Standby Mode: EN = Low, bus dominant: total bus load where R_{LIN} > 500 Ω and C_{LIN} < 10 nF See Figure 14		1.1	3.75	mA
I _{SUP}	Supply Current	Normal Mode: EN = High, Bus Recessive: LIN = V _{SUP} ,		670	1300	μΑ
I _{SUP}	Supply Current	Standby Mode: EN = Low, Bus Recessive: LIN = V _{SUP} ,		20	40	μΑ
I _{SUP}	Supply Current	Sleep Mode: 4.0 V < V _{SUP} < 14 V, LIN = V _{SUP} , EN = 0 V, TXD and RXD Floating		10	20	μΑ
I _{SUP}	Supply Current	Sleep Mode: 14 V < V _{SUP} < 36 V, LIN = V _{SUP} , EN = 0 V, TXD and RXD Floating			30	μΑ
RXD OUTP	PUT PIN (OPEN DRAIN)					
V_{OL}	Output Low voltage	Based upon External pull up to V _{CC}			0.6	V
I _{OL}	Low level output current, open drain	LIN = 0 V, RXD = 0.4 V	1.5			mA
I _{ILG}	Leakage current, high-level T PIN	$LIN = V_{SUP}, RXD = 5 V$	-5	0	5	μΑ
V _{IL}	Low level input voltage		-0.3		0.8	V
V _{IH}	High level input voltage		2		5.5	V
V _{HYS}	Input threshold voltage, normal modes& selective wake modes			50	500	mV
I _{ILG}	Low level input leakage current	TXD = Low	-5	0	5	μΑ
R _{TXD}	Interal pulldown resitor value		125	350	800	kΩ
EN INPUT	PIN				'	
V _{IL}	Low level input voltage		-0.3		8.0	V
V _{IH}	High level input voltage		2		5.5	V
V _{HYS}	Hysteresis voltage	By design and characterization		50	500	mV
I _{ILG}	Low level input current	EN = Low	-5	0	5	μΑ
R _{EN}	Internal Pulldown resistor		125	350	800	kΩ
					L	
LIN PIN					1	
LIN PIN	High lovel outside and	LIN recessive, TXD = high, I_0 = 0 mA, V_{SUP} = 7 V to 36 V	0.85			V_{SUP}
V _{OH}	High level output voltage		0.85 3.0			V _{SUP}
	High level output voltage Low level output voltage	$V_{SUP} = 7 \text{ V to } 36 \text{ V}$ LIN recessive, TXD = high, $I_0 = 0 \text{ mA}$,			0.2	

Copyright © 2017–2019, Texas Instruments Incorporated

Submit Documentation Feedback



Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{SUP_NON_OP}	VSUP where Impact of recessive LIN Bus < 5% (ISO/DIS 17987 Param 11)	TXD & RXD open LIN = 4 V to 45 V	-0.3		45	V
I _{BUS_LIM}	Limiting current (ISO/DIS 17987 Param 12)	$\begin{split} \text{TXD = 0 V, V}_{\text{LIN}} &= 36 \text{ V, R}_{\text{MEAS}} = 440 \ \Omega, \\ \text{V}_{\text{SUP}} &= 36 \text{ V, V}_{\text{BUSdom}} < 4.518 \text{ V} \\ \text{See Figure 13} \end{split}$	40	90	200	mA
I _{BUS_PAS_dom}	Receiver leakage current, dominant (ISO/DIS 17987 Param 13)	LIN = 0 V, V _{SUP} = 12 V Driver off/recessive See Figure 14	-1			mA
I _{BUS_PAS_rec1}	Receiver leakage current, recessive (ISO/DIS 17987 Param 14)	LIN > V _{SUP} , 8 V < V _{SUP} < 36 V Driver off; See Figure 15			20	μΑ
I _{BUS_PAS_rec2}	Receiver leakage current, recessive (ISO/DIS 17987 Param 14)	LIN = V _{SUP} , Driver off; See Figure 15	-5		5	μΑ
I _{BUS_NO_GND}	Leakage current, loss of ground (ISO/DIS 17987 Param 15)	GND = V_{SUP} , 0 V \leq $V_{LIN} \leq$ 18 V, V_{SUP} = 12 V; See Figure 16	-1		1	mA
I _{BUS_NO_BAT}	Leakage current, loss of supply (ISO/DIS 17987 Param 16)	$0 \text{ V} \le V_{LIN} \le 36 \text{ V}, V_{SUP} = GND;$ See Figure 17			5	μΑ
V_{BUSdom}	Low level input voltage (ISO/DIS 17987 Param 17)	LIN dominant (including LIN dominant for wake up) See Figure 10 and Figure 11			0.4	V_{SUP}
V _{BUSrec}	High level input voltage (ISO/DIS 17987 Param 18)	Lin recessive See Figure 10 and Figure 11	0.6			V_{SUP}
V _{BUS_CNT}	Receiver center threshold (ISO/DIS 17987 Param 19)	V _{BUS_CNT} = (V _{I_DOM} + V _{I_REC})/2 See Figure 10 and Figure 11	0.475	0.5	0.525	V _{SUP}
V _{HYS}	Hysteresis voltage (ISO/DIS 17987 Param 20)	$V_{HYS} = (V_{I_REC} - V_{I_DOM})$ See Figure 10 and Figure 11			0.175	V _{SUP}
V _{SERIAL_DIODE}	Serial diode LIN term pullup path (ISO/DIS 17987 Param 21)	By design and characterization	0.4	0.7	1	V
R _{SLAVE}	Pullup resistor to VSUP (ISO/DIS 17987 Param 26)	Normal and Standby modes	20	45	60	kΩ
I _{RSLEEP}	Pullup current source to VSUP	Sleep mode, V _{SUP} = 14 V, LIN = GND	-20		-2	μΑ
C _{LINPIN}	Capacitance of LIN pin				45	pF

6.7 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
D1 _{12V}	Duty Cycle 1 (ISO/DIS 17987 Param 27) ⁽¹⁾	$\begin{array}{l} TH_{REC(MAX)} = 0.744 \text{ x V}_{SUP}, \ TH_{DOM(MAX)} \\ = 0.581 \text{ x V}_{SUP}, \ V_{SUP} = 7 \text{ V to } 18 \text{ V, } t_{BIT} \\ = 50 \mu\text{s } (20 \text{ kbps}), \ D1 = t_{BUS_rec(min)}/(2 \text{ x } t_{BIT}) \ (\text{See Figure } 18 \text{ and Figure } 19) \end{array}$	0.396			
D1 _{12V}	Duty Cycle 1	$\begin{array}{l} TH_{REC(MAX)} = 0.625~x~V_{SUP},~TH_{DOM(MAX)} \\ = 0.581~x~V_{SUP},~V_{SUP} = 4~V~to~7~V,~t_{BIT} = \\ 50~\mu s~(20~kbps),~D1 = t_{BUS_rec(min)}/(2~x~t_{BIT})~(See~Figure~18~and~Figure~19) \end{array}$	0.396			
D2 _{12V}	Duty Cycle 2 (ISO/DIS 17987 Param 28)	$\begin{array}{l} TH_{REC(MIN)} = 0.422~x~V_{SUP},~TH_{DOM(MIN)} = \\ 0.284~x~V_{SUP},~V_{SUP} = 7.6~V~to~18~V,~t_{BIT} \\ = 50~\mu s~(20~kbps),~D2 = t_{BUS_rec(MAX)}/(2~x~t_{BIT})~(See~Figure~18~and~Figure~19) \end{array}$			0.581	
D3 _{12V}	Duty Cycle 3 (ISO/DIS 17987 Param 29)	$\begin{array}{l} TH_{REC(MAX)} = 0.778~x~V_{SUP},~TH_{DOM(MAX)} \\ = 0.616~x~V_{SUP},~V_{SUP} = 7~V~to~18~V,~t_{BIT} \\ = 96~\mu s~(10.4~kbps),~D3 = t_{BUS_rec(min)}/(2~x~t_{BIT})~(See~Figure~18~and~Figure~19) \end{array}$	0.417			

⁽¹⁾ Duty cycles: LIN driver bus load conditions (CLINBUS, RLINBUS): Load1 = 1 nF, 1 kΩ; Load2 = 10 nF, 500 Ω. Duty cycles 3 and 4 are defined for 10.4-kbps operation. The TLIN1029 also meets these lower data rate requirements, while it is capable of the higher speed 20-kbps operation as specified by duty cycles 1 and 2. SAEJ2602 derives propagation delay equations from the LIN 2.0 duty cycle definitions, for details see the SAEJ2602 specification



Switching Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
D3 _{12V}	Duty Cycle	$\begin{array}{l} TH_{REC(MAX)} = 0.645 \text{ x V}_{SUP}, \ TH_{DOM(MAX)} \\ = 0.616 \text{ x V}_{SUP}, \ V_{SUP} = 4 \text{ V to 7 V}, \ t_{BIT} = \\ 96 \mu \text{s } (10.4 \text{ kbps}), \ D3 = t_{BUS_rec(min)}/(2 \text{ x } \\ t_{BIT}) \ (\text{See Figure 18 and Figure 19}) \end{array}$	0.417			
D4 _{12V}	Duty Cycle 4 (ISO/DIS 17987 Param 30)	$\begin{array}{l} TH_{REC(MIN)} = 0.389 \; x \; V_{SUP}, \; TH_{DOM(MIN)} = \\ 0.251 \; x \; V_{SUP}, \; V_{SUP} = 7.6 \; V \; to \; 18 \; V, \; t_{BIT} \\ = 96 \; \mu s \; (10.4 \; kbps), \; D4 = t_{BUS_rec(MAX)}/(2 \; x \; t_{BIT}) \; (See \; Figure \; 18 \; and \; Figure \; 19) \end{array}$			0.59	

6.8 Timing Requirements

SYMBOL	DESCRIPTION	TEST CONDITIONS	MIN	NOM	MAX	UNIT
t _{rx_pdr}	Receiver rising propagation delay time (ISO/DIS 17987 Param 31)	$R_{RXD} = 2.4 \text{ k}\Omega, C_{RXD} = 20 \text{ pF}$			6	μs
t _{rx_pdf}	Receiver falling propagation delay time (ISO/DIS 17987 Param 31)	(See Figure 20 and Figure 21)			6	μs
t _{rs_sym}	Symmetry of receiver propagation delay time Receiver rising propagation delay time (ISO/DIS 17987 Param 32)	Rising edge with respect to falling edge, (trx_sym = trx_pdf - trx_pdr), R_{RXD} = 2.4 k Ω , C_{RXD} = 20 pF (See Figure 20 and Figure 21)	-2		2	μs
t _{LINBUS}	LIN wakeup time (Minimum dominant time on LIN bus for wakeup)	See Figure 24, Figure 27 and Figure 28	25	100	150	μs
t _{CLEAR}	Time to clear false wakeup prevention logic if LIN bus had a bus stuck dominant fault (recessive time on LIN bus to clear bust stuck dominant fault)	See Figure 28	8	17	50	μs
t _{DST}	Dominant state time out		20	34	80	ms
t _{MODE_CHANGE}	Mode change delay time	Time to change from standby mode to normal mode or normal mode to sleep mode through EN pin: See Figure 22 and Figure 29	2		15	μs
t _{NOMINT}	Normal mode initialization time	Time for normal mode to initialize and data on RXD pin to be valid See Figure 22			35	μs
t _{PWR}	Power up time	Upon power up time it takes for valid data on RXD			1.5	ms


TEXAS INSTRUMENTS

6.9 Typical Characteristics





Typical Characteristics (continued)



7 Parameter Measurement Information





Figure 8. Test System: Operating Voltage Range with RX and TX Access: Parameters 9, 10



Copyright © 2017, Texas Instruments Incorporated

Figure 9. RX Response: Operating Voltage Range








Figure 10. LIN Bus Input Signal



Copyright © 2017, Texas Instruments Incorporated

Figure 11. LIN Receiver Test with RX access Parameters 17, 18, 19, 20



Copyright © 2017, Texas Instruments Incorporated

Figure 12. V_{SUP NON OP} Parameters 11

Submit Documentation Feedback






Figure 13. Test Circuit for $I_{\text{BUS_LIM}}$ at Dominant State (Driver on) Parameters 12




Figure 14. Test Circuit for $I_{BUS_PAS_dom}$; TXD = Recessive State V_{BUS} = 0 V, Parameters 13






Figure 15. Test Circuit for $I_{BUS_PAS_rec}$ Param 14




Figure 16. Test Circuit for $I_{BUS_NO_GND}$ Loss of GND

Submit Documentation Feedback






Figure 17. Test Circuit for $I_{BUS_NO_BAT}$ Loss of Battery




Figure 18. Test Circuit Slope Control and Duty Cycle Parameters 27, 28, 29, 30






Figure 19. Definition of Bus Timing Parameters





Figure 20. Propagation Delay Test Circuit; Parameters 31, 32

Submit Documentation Feedback


Copyright © 2017–2019, Texas Instruments Incorporated





1, 3





Copyright © 2017, Texas Instruments Incorporated

Figure 22. Mode Transitions






Figure 23. Wakeup Through EN




Figure 24. Wakeup through LIN

Submit Documentation Feedback






Figure 25. Test Circuit for AC Characteristics




8 Detailed Description

8.1 Overview

The TLIN1022-Q1 device is a Dual Local Interconnect Network (LIN) physical layer transceiver, compliant to LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2A and ISO/DIS 17987–4.2, with integrated wake-up and protection features. The LIN bus is a single wire bidirectional bus typically used for low speed in-vehicle networks using data rates from 2.4 kbps to 20 kbps. The TLIN1022-Q1 LIN receiver works up to 100 kbps supporting in-line programming. The LIN protocol data stream on the TXD input is converted by the TLIN1022-Q1 into a LIN bus signal using a current-limited wave-shaping driver as outlined by the LIN physical layer specification. The receiver converts the data stream to logic level signals that are sent to the microprocessor through the open-drain RXD pin. The LIN bus has two states: dominant state (voltage near ground) and recessive state (voltage near battery). In the recessive state, the LIN bus is pulled high by the internal pull-up resistor (45 k Ω) and a series diode. No external pull-up components are required for slave applications. Master applications require an external pull-up resistor (1 k Ω) plus a series diode per the LIN specification. The TLIN1022-Q1 provides many protection features such as ESD, EMC and high bus standoff voltage. The device also provides three methods to wake up, EN and from the LIN bus.

8.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

Submit Documentation Feedback

Copyright © 2017–2019, Texas Instruments Incorporated



8.3 Feature Description

8.3.1 LIN (Local Interconnect Network) Bus

This high voltage input/output pin is a single wire LIN bus transmitter and receiver. The LIN pin can survive transient voltages up to 45 V. Reverse currents from the LIN to supply (V_{SUP}) are minimized with blocking diodes, even in the event of a ground shift or loss of supply (V_{SUP}) .

8.3.1.1 LIN Transmitter Characteristics

The transmitter has thresholds and AC parameters according to the LIN specification. The transmitter is a low side transistor with internal current limitation and thermal shutdown. During a thermal shut-down condition, the transmitter is disabled to protect the device. There is an internal pull-up resistor with a serial diode structure to V_{SUP} , so no external pull-up components are required for the LIN slave mode applications. An external pull-up resistor and series diode to V_{SUP} must be added when the device is used for a master node application.

8.3.1.2 LIN Receiver Characteristics

The receiver characteristic thresholds are proportional to the device supply pin according to the LIN specification.

The receiver is capable of receiving higher data rates (> 100 kbps) than supported by LIN or SAEJ2602 specifications. This allows the TLIN1022-Q1 to be used for high speed downloads at the end-of-line production or other applications. The actual data rate achievable depends on system time constants (bus capacitance and pull-up resistance) and driver characteristics used in the system.

8.3.1.2.1 Termination

There is an internal pull-up resistor with a serial diode structure to V_{SUP} , so no external pull-up components are required for the LIN slave mode applications. An external pull-up resistor (1 k Ω) and a series diode to V_{SUP} must be added when the device is used for master node applications as per the LIN specification.

Figure 26 shows a Master Node configuration and how the voltage levels are defined




Figure 26. Master Node Configuration with Voltage Levels

8.3.2 TXD (Transmit Input and Output)

TXD is the interface to the processors LIN protocol controller or SCI and UART that is used to control the state of the LIN output. When TXD is low the LIN output is dominant (near ground). When TXD is high the LIN output is recessive (near V_{Battery}). See Figure 26. The TXD input structure is compatible with processors using 3.3 V and 5 V I/O. TXD has an internal pull-down resistor. The LIN bus is protected from being stuck dominant through a system failure driving TXD low through the dominant state timer-out timer.



Feature Description (continued)

8.3.3 RXD (Receive Output)

RXD is the interface to the processors LIN protocol controller or SCI and UART, which reports the state of the LIN bus voltage. LIN recessive (near $V_{Battery}$) is represented by a high level on the RXD and LIN dominant (near ground) is represented by a low level on the RXD pin. The RXD output structure is an open-drain output stage. This allows the device to be used with 3.3 V and 5 V I/O processors. If the processors RXD pin does not have an integrated pull-up, an external pull-up resistor to the processors I/O supply voltage is required. In standby mode the RXD pin is driven low to indicate a wake up request from the LIN bus.

8.3.4 V_{SUP} (Supply Voltage)

 V_{SUP} is the power supply pin. V_{SUP} is connected to the battery through and external reverse battery blocking diode (See Figure 26). If there is a loss of power at the ECU level, the device has extremely low leakage from the LIN pin, which does not load the bus down. This is optimal for LIN systems in which some of the nodes are unpowered (ignition supplied) while the rest of the network remains powered (battery supplied).

8.3.5 **GND** (Ground)

GND is the device ground connection. The device can operate with a ground shift as long as the ground shift does not reduce the V_{SUP} below the minimum operating voltage. If there is a loss of ground at the ECU level, the device has extremely low leakage from the LIN pin, which does not load the bus down. This is optimal for LIN systems in which some of the nodes are unpowered (ignition supplied) while the rest of the network remains powered (battery supplied).

8.3.6 EN (Enable Input)

EN controls the operational modes of the device. When EN is high the device is in normal operating mode allowing a transmission path from TXD to LIN and from LIN to RXD. When EN is low the device is put into sleep mode and there are no transmission paths available. The device can enter normal mode only after wake up. EN has an internal pull-down resistor to endure the device remains in low power mode even if EN floats.

8.3.7 Protection Features

The TLIN1022-Q1 has several protection features.

8.3.8 TXD Dominant Time Out (DTO)

During normal mode, if TXD is inadvertently driven permanently low by a hardware or software application failure, the LIN bus is protected by the dominant state timeout timer. This timer is triggered by a falling edge on the TXD pin. If the low signal remains on TXD for longer than t_{DST} , the transmitter is disabled, thus allowing the LIN bus to return to recessive state and communication to resume on the bus. The protection is cleared and the t_{DST} timer is reset by a rising edge on TXD. The TXD pin has an internal pull-down to ensure the device fails to a known state if TXD is disconnected. During this fault, the transceiver remains in normal mode (assuming no change of stated request on EN), the transmitter is disabled, the RXD pin reflects the LIN bus and the LIN bus pull-up termination remains on.

8.3.9 Bus Stuck Dominant System Fault: False Wake Up Lockout

The TLIN1022-Q1 contains logic to detect bus stuck dominant system faults and prevents the device from waking up falsely during the system fault. Upon entering sleep mode, the device detects the state of the LIN bus. If the bus is dominant, the wake up logic is locked out until a valid recessive on the bus "clears" the bus stuck dominant, preventing excessive current use. Figure 27 and Figure 28 show the behavior of this protection.



Feature Description (continued)




Figure 27. No Bus Fault: Entering Sleep Mode with Bus Recessive Condition and Wakeup




Figure 28. Bus Fault: Entering Sleep Mode with Bus Stuck Dominant Fault, Clearing, and Wakeup

8.3.10 Thermal Shutdown

The LIN transmitter is protected by limiting the current; however if the junction temperature of the device exceeds the thermal shutdown threshold, the device puts the LIN transmitter into the recessive state. Once the over temperature fault condition has been removed and the junction temperature has cooled beyond the hysteresis temperature, the transmitter is re-enabled, assuming the device remained in the normal operation mode. During this fault, the transceiver remains in normal mode (assuming no change of state request on EN), the transmitter is in recessive state, the RXD pin reflects the LIN bus and LIN bus pull-up termination remains on.

8.3.11 Under Voltage on V_{SUP}

The TLIN1022-Q1 contains a power on reset circuit to avoid false bus messages during under voltage conditions when V_{SUP} is less than UV_{SUP} .

8.3.12 Unpowered Device and LIN Bus

In automotive applications some LIN nodes in a system can be unpowered (ignition supplied) while others in the network remains powered by the battery. The TLIN1022-Q1 has a low unpowered leakage current from the bus so an unpowered node does not affect the network or load it down.


8.4 Device Functional Modes

The TLIN1022-Q1 has three functional modes of operation, normal, sleep, and standby. The next sections describe these modes as well as how the device moves between the different modes. Figure 29 graphically shows the relationship while Table 1 shows the state of pins.

Table 1. Operating Modes

MODE	EN	RXD	LIN BUS TERMINATION	TRANSMITTER	COMMENT
Sleep	Low	Floating	Weak Current Pullup	Off	
Standby	Low	Low	45 kΩ (typical)	Off	Wake up event detected, waiting on MCU to set EN
Normal	High	LIN Bus Data	45 kΩ (typical)	Off	LIN transmission up to 20 kbps





Copyright © 2017, Texas Instruments Incorporated

Figure 29. Operating State Diagram

8.4.1 Normal Mode

If the EN pin is high at power up, the device powers up in normal mode, and if in low, it powers up in standby mode. The EN pin controls the mode of the device. In normal operational mode, the receiver and transmitter are active and the LIN transmission up to the LIN specified maximum of 20 kbps is supported. The receiver detects the data stream on the LIN bus and outputs it on RXD for the LIN controller. A recessive signal on the LIN bus is a logic high and a dominate signal on the LIN bus is a logic low. The driver transmits input data from TXD to the LIN bus. Normal mode is entered as EN transitions high while the TLIN1022-Q1 is in sleep or standby mode for > t_{MODE CHANGE}.

8.4.2 Sleep Mode

Sleep Mode is the power saving mode for the TLIN1022-Q1. Even with extremely low current consumption in this mode, the TLIN1022-Q1 can still wake up from LIN bus through a wake up signal or if EN is set high for $> t_{\text{MODE_CHANGE}}$. The Lin bus is filtered to prevent false wake up events. The wake up events must be active for the respective time periods (t_{LINBUS}).

Sleep mode is entered by setting EN low for longer than $t_{\text{MODE CHANGE}}$.

While the device is in sleep mode, the following conditions exist.

- The LIN bus driver is disabled and the internal LIN bus termination is switched off (to minimize power loss if LIN is short circuited to ground). However, the weak current pull-up is active to prevent false wake up events in case an external connection to the LIN bus is lost.
- The normal receiver is disabled.
- EN input and LIN wake up receiver are active.

Submit Documentation Feedback

Copyright © 2017–2019, Texas Instruments Incorporated



8.4.3 Standby Mode

This mode is entered whenever a wake up event occurs through LIN bus while the device is in sleep mode. The LIN bus slave termination circuit is turned on when standby mode is entered. Standby mode is signaled through a low level on RXD. See *Standby Mode Application Note* for more application information.

When EN is set high for longer than t_{MODE_CHANGE} while the device is in standby mode, the device returns to normal mode and the normal transmission paths from TXD to LIN bus and LIN bus to RXD are enabled.

8.4.4 Wake Up Events

There are two ways to wake up from sleep mode:

- Remote wake up initiated by the falling edge of a recessive (high) to dominant (low) state transition on LIN bus where the dominant state is held for t_{LINBUS} filter time. After this t_{LINBUS} filter time has been met and a rising edge on the LIN bus going from dominate state to recessive state initiates a remote wake up event, eliminating false wake ups from disturbances on the LIN bus or if the bus is shorted to ground.
- Local wake up through EN being set high for longer than t_{MODE_CHANGE}.

8.4.4.1 Wake Up Request (RXD)

When the TLIN1022-Q1 encounters a wake up event from the LIN bus, RXD goes low and the device transitions to standby mode until EN is reasserted high and the device enters normal mode. Once the device enters normal mode, the RXD pin is releasing the wake up request signal and the RXD pin then reflects the receiver output from the LIN bus.

8.4.4.2 Mode Transitions

When the TLIN1022-Q1 is transitioning between modes, the device needs the time, t_{MODE_CHANGE} , to allow the change to fully propagate from the EN pin through the device into the new state. When transitioning from sleep or standby mode to normal mode, the transition time is the sum of t_{MODE_CHANGE} and t_{NOMINT}



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TLIN1022-Q1 can be used as both a slave device and a master device in a LIN network. The device comes with the ability to support both remote wake up request and local wake up request.

9.2 Typical Application

The device comes with an integrated 45 k Ω pull-up resistor and series diode for slave applications. For master applications, an external 1 k Ω pull-up resistor with series blocking diode can be used. Figure 30 shows the device being used in both master and slave applications.




Figure 30. Typical LIN Bus

Submit Documentation Feedback

Copyright © 2017–2019, Texas Instruments Incorporated



Typical Application (continued)

9.2.1 Design Requirements

The RXD output structure is an open-drain output stage. This allows the TLIN1022-Q1 to be used with 3.3-V and 5-V I/O processor. If the RXD pin of the processor does not have an integrated pull-up, an external pull-up resistor to the processor I/O supply voltage is required. The select external pull-up resistor value should be between 1 k Ω to 10 k Ω . The V_{SUP} pin of the device should be decoupled with a 100 nF capacitor as close to the supply pin of the device as possible. The system should include 1 μ F and \geq 10 μ F decoupling capacitors on V_{SUP} as per each application requirements.

9.2.2 Detailed Design Procedures

9.2.2.1 Normal Mode Application Note

When using the TLIN1022-Q1 in systems which are monitoring the RXD pin for a wake up request, special care should be taken during the mode transitions. The output of the RXD pin is indeterminate for the transition period between states as the receivers are switched. The application software should not look for an edge on the RXD pin indicating a wake up request until t_{MODE_CHANGE} when going from normal to sleep mode or t_{MODE_CHANGE} plus t_{NOMINT} when going from sleep or standby to normal mode. This is shown in Figure 22

9.2.2.2 Standby Mode Application Note


If the TLIN1022-Q1 detects an under voltage on V_{SUP} the RXD pin transitions low, and signals to the software that the TLIN1022-Q1 is in standby mode and should be returned to sleep mode for the lowest power state.

9.2.2.3 TXD Dominant State Timeout Application Note

The maximum dominant TXD time allowed by the TXD dominant state time out limits the minimum possible data rate of the device. The LIN protocol has different constraints for master and slave applications thus there are different maximum consecutive dominant bits for each application case and thus different minimum data rates.

9.2.3 Application Curves

Figure 31 and Figure 32 show the propagation delay from the TXD pin to the LIN pin for both dominant to recessive and recessive to dominant stated under lightly loaded conditions.






Figure 32. Recessive to Dominant Propagation

10 Power Supply Recommendations

The TLIN1022-Q1 was designed to operate directly off a car battery, or any other DC supply ranging from 4 V to 36 V. A 100 nF decoupling capacitor should be placed as close to the V_{SUP} pin of the device as possible.

Copyright © 2017–2019, Texas Instruments Incorporated

Submit Documentation Feedback



11 Layout

In order for the PCB design to be successful, start with design of the protection and filtering circuitry. Because ESD and EFT transients have a wide frequency bandwidth from approximately 3 MHz to 3 GHz, high frequency layout techniques must be applied during PCB design. Placement at the connector also prevents these noisy events from propagating further into the PCB and system.

11.1 Layout Guidelines

- Pin 1, 4 (RXD1/2): The pin is an open drain outputs and require an external pull-up resistor in the range of 1 kΩ and 10 kΩ to function properly. If the microprocessor paired with the transceiver does not have an integrated pull-up, an external resistor should be placed between RXD and the regulated voltage supply for the microprocessor.
- Pin 2, 5 (EN1/2): EN is an input pin that is used to place the device in a low power sleep mode. If this feature is not used, the pin should be pulled high to the regulated voltage supply of the microprocessor through a series resistor, values between 1 kΩ and 10 kΩ. Additionally, a series resistor may be placed on the pinto limit current on the digital lines in the event of an over voltage fault.
- Pin 6 (NC): Not Connected.
- Pin 3, 7 (TXD1/2): The TXD pins are the transmitter input signals to the device from the processor. A series resistor can be placed to limit the input current to the device in the case of an over-voltage on this pin. A capacitor to ground can be placed close to the input pin of the device to filter noise.
- **Pin 8 (GND):** This is the ground connection for the device. This pin should be tied to the ground plane through a short trace with the use of two vias to limit total return inductance.
- Pin 9, 13 (LIN1/2): This pin connects to the LIN bus. For slave applications, a 220 pF capacitor to ground is implemented. For maser applications and additional series resistor, a blocking diode should be placed between the LIN pin and the V_{SUP} pin. See Figure 30.
- Pin 10 (V_{SUP}): This is the supply pin for the device. A 100 nF decoupling capacitor should be placed as close to the device as possible.
- Pin 11, 12 and 14 (NC): Not Connected.

NOTE

All ground and power connections should be made as short as possible and use at least two vias to minimize the total loop inductance.



11.2 Layout Example




Figure 33. Layout Example



12 Device and Documentation Support

This device will conform to the following LIN standards. The core of what is needed is covered within this system spec, however reference should be made to these standards and any discrepancies pointed out and discussed. This document should provide all the basics of what is needed.

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

LIN Standards:

- ISO/DIS 17987-1.2: Road vehicles -- Local Interconnect Network (LIN) -- Part 1: General information and use case definition
- ISO/DIS 17987-4.2: Road vehicles -- Local Interconnect Network (LIN) -- Part 4: Electrical Physical Layer (EPL) specification 12V/24V
- SAEJ2602-1: LIN Network for Vehicle Applications
- LIN2.0, LIN2.1, LIN2.2 and LIN2.2A specification

EMC requirements:

- SAEJ2962-2: TBD
- ISO 10605: Road vehicles Test methods for electrical disturbances from electrostatic discharge
- ISO 11452-4:2011: Road vehicles Component test methods for electrical disturbances from narrowband radiated electromagnetic energy - Part 4: Harness excitation methods
- ISO 7637-1:2015: Road vehicles Electrical disturbances from conduction and coupling Part 1: Definitions and general considerations
- ISO 7637-3: Road vehicles Electrical disturbances from conduction and coupling Part 3: Electrical transient transmission by capacitive and inductive coupling via lines other than supply lines
- IEC 62132-4:2006: Integrated circuits Measurement of electromagnetic immunity 150 kHz to 1 GHz -Part 4: Direct RF power injection method
- IEC 61000-4-2
- IEC 61967-4
- CISPR25

Conformance Test requirements:

- ISO/DIS 17987-7.2: Road vehicles -- Local Interconnect Network (LIN) -- Part 7: Electrical Physical Layer (EPL) conformance test specification
- SAEJ2602-2: LIN Network for Vehicle Applications Conformance Test

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.



12.4 Trademarks (continued)

All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

D0014A






PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.

www.ti.com




EXAMPLE BOARD LAYOUT

D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

www.ti.com




EXAMPLE STENCIL DESIGN

D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

 9. Board assembly site may have different recommendations for stencil design.

www.ti.com




DMT0014A



PACKAGE OUTLINE

VSON - 0.9 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






EXAMPLE BOARD LAYOUT

DMT0014A

VSON - 0.9 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.






EXAMPLE STENCIL DESIGN

DMT0014A

VSON - 0.9 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





PACKAGE OPTION ADDENDUM

6-Nov-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TLIN1022DMTRQ1	ACTIVE	VSON	DMT	14	3000	Green (RoHS & no Sb/Br)	CU	Level-2-260C-1 YEAR	-40 to 125	TL022	Samples
TLIN1022DMTTQ1	ACTIVE	VSON	DMT	14	250	Green (RoHS & no Sb/Br)	CU	Level-2-260C-1 YEAR	-40 to 125	TL022	Samples
TLIN1022DRQ1	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	TL022	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

6-Nov-2018

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Mar-2019

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
BO	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLIN1022DMTRQ1	VSON	DMT	14	3000	330.0	12.4	3.2	4.7	1.15	8.0	12.0	Q1
TLIN1022DMTTQ1	VSON	DMT	14	250	180.0	12.4	3.2	4.7	1.15	8.0	12.0	Q1
TLIN1022DRQ1	SOIC	D	14	2500	330.0	16.4	6.5	9.5	2.1	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Mar-2019



*All dimensions are nominal

7 till difficienciale di c momina							
Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLIN1022DMTRQ1	VSON	DMT	14	3000	370.0	355.0	55.0
TLIN1022DMTTQ1	VSON	DMT	14	250	195.0	200.0	45.0
TLIN1022DRQ1	SOIC	D	14	2500	366.0	364.0	50.0

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated