


## 1. Features

- $R_{DS(on)}=50m\Omega(\text{typ})@ V_{GS}=-10\text{ V}$
- Super low gate charge
- Green device available
- Excellent Cdv/dt effect decline
- Advanced high cell density trench technology

## 2. Description

The KIA9435 is the high cell density trenched P-ch MOSFETs, which provide excellent RDSON and gate charge for most of the synchronous buck converter applications. The KIA9435 meet the RoHs and Green Product requirement.

## 3. Symbol



## 4. Absolute maximum ratings

( $T_A=25^\circ\text{C}$ , unless otherwise noted)

Parameter	Symbol	Rating	Units
Drain-source voltage	$V_{DSS}$	-30	V
Gate-source voltage	$V_{GS}$	$\pm 20$	V
Continuous drain current $V_{GS}@10V^1$	$I_D$	-5.3	A
Pulsed drain current <sup>2</sup>	$I_{DM}$	-20	A
Total power dissipation <sup>4</sup>	$P_D$	2.5	W
Junction and storage temperature range	$T_J, T_{STG}$	-55 to 150	$^\circ\text{C}$
Thermal resistance-junction to case <sup>1</sup>	$R_{\theta JC}$	50	$^\circ\text{C/W}$

## 5. Electrical characteristics

(T<sub>J</sub>=25°C, unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Drain-Source breakdown voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =-250μA	-30	-	-	V
BV <sub>DSS</sub> Temperature coefficient	$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Reference to 25 °C, I <sub>D</sub> =-1mA	-	-0.023	-	V/ °C
Drain-Source Leakage Current	I <sub>DSS</sub>	V <sub>DS</sub> =-24V, V <sub>GS</sub> =0V, T <sub>J</sub> =25°C	-	-	-1	μA
		V <sub>DS</sub> =-24V, V <sub>GS</sub> =0V, T <sub>J</sub> =55°C	-	-	5	
Gate-source leakage current	I <sub>GSS</sub>	V <sub>GS</sub> =+20V, V <sub>DS</sub> =0V	-	-	±100	nA
Gate threshold voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA	-1.0	-1.6	-3.0	V
V <sub>GS(th)</sub> Temperature coefficient	$\frac{\Delta V_{GS(th)}}{\Delta T_J}$		-	4	-	mV/°C
Static drain-source on- resistance <sup>2</sup>	R <sub>DS(on)</sub>	V <sub>GS</sub> =-10V, I <sub>D</sub> =-4A	-	50	65	mΩ
		V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-4A	-	75	105	
Forward transconductance	g <sub>FS</sub>	V <sub>DS</sub> =-15V, I <sub>D</sub> =-4.5A	-	8	-	S
Total gate charge	Q <sub>g</sub>	V <sub>DS</sub> =-15V, V <sub>GS</sub> =-20V I <sub>D</sub> =-5.3A	-	12	-	nC
Gate-source charge	Q <sub>gs</sub>		-	2.3	-	
Gate-drain charge	Q <sub>gd</sub>		-	3.1	-	
Turn-on delay time	t <sub>d(on)</sub>	V <sub>DD</sub> =-15V, R <sub>G</sub> =6Ω, V <sub>GS</sub> =-10V I <sub>D</sub> =-1A	-	15	-	ns
Rise time	t <sub>r</sub>		-	13.2	-	
Turn-off delay time	t <sub>d(off)</sub>		-	57	-	
Fall time	t <sub>f</sub>		-	20	-	
Input capacitance	C <sub>iss</sub>	V <sub>GS</sub> =0V, V <sub>DS</sub> =-15V F=1.0MHZ	-	525	-	pF
Output capacitance	C <sub>oss</sub>		-	132	-	
Reverse transfer capacitance	C <sub>rss</sub>		-	70	-	
Diode characteristics						
Continuous source current <sup>1</sup>	I <sub>S</sub>	V <sub>G</sub> =V <sub>D</sub> =0V, Force current	-	-	-5.3	A
Pulsed source current <sup>2,5</sup>	I <sub>SM</sub>		-	-	-20	A
Diode forward voltage <sup>2</sup>	V <sub>SD</sub>	V <sub>GS</sub> =0V, I <sub>S</sub> =-4A, T <sub>J</sub> =25°C	-	-	1.5	V

Note:1. The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.


2. The data tested by pulsed, pulse width ≤300us, duty cycle ≤2%.

3. The power dissipation is limited by 150 °C junction temperature.


4. The data is theoretically the same as I<sub>D</sub> and I<sub>DM</sub>, in real applications, should be limited by total power dissipation.

**6. Test circuits and waveforms**


**TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**




**Figure 1: Switching Test Circuit**




**Figure 2: Switching Waveforms**




**Figure 3 Power Dissipation**




**Figure 4 Drain Current**




**Figure 5 Output CHARACTERISTICS**




**Figure 6 Drain-Source On-Resistance**




**Figure 7 Transfer Characteristics**




**Figure 9  $R_{DS(on)}$  vs  $V_{GS}$**




**Figure 11 Gate Charge**




**Figure 8 Drain-Source On-Resistance**




**Figure 10 Capacitance vs  $V_{DS}$**



**Figure 12 Source- Drain Diode Forward**



**Figure 13 Safe Operation Area**



**Figure 14 Normalized Maximum Transient Thermal Impedance**