Phase-locked loop Rev. 2 — 3 September 2024

1. General description

The HEF4046B-Q100 is a phase-locked loop circuit that consists of a linear voltage controlled oscillator (VCO) and two different phase comparators with a common signal input amplifier and a common comparator input.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 3) and is suitable for use in automotive applications.

2. Features and benefits


- Automotive product qualification in accordance with AEC-Q100 (Grade 3)
 - Specified from -40 °C to +85 °C
- Wide supply voltage range from 3.0 V to 15.0 V
- CMOS low power dissipation
- High noise immunity
- Fully static operation
- 5 V, 10 V, and 15 V parametric ratings
- Standardized symmetrical output characteristics
- Complies with JEDEC standard JESD 13-B
- ESD protection:
 - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
 - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V

3. Ordering information

Table 1. Ordering information								
Type number Package								
	Temperature range	Name	Description	Version				
HEF4046BT-Q100	-40 °C to +85 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	<u>SOT109-1</u>				


nexperia

4. Functional diagram



5. Pinning information

5.1. Pinning



Symbol	Pin	Description		
PCP_OUT	1	phase comparator pulse output		
PC1_OUT	2	phase comparator 1 output		
COMP_IN	3	comparator input		
VCO_OUT	4	VCO output		
INH	5	inhibit input		
C1A	6	capacitor C1 connection A		
C1B	7	capacitor C1 connection B		
V _{SS}	8	ground supply voltage		
VCO_IN	9	VCO input		
SF_OUT	10	source-follower output		
R1	11	resistor R1 connection		
R2	12	resistor R2 connection		
PC2_OUT	13	phase comparator 2 output		
SIG_IN	14	signal input		
ZENER	15	Zener diode input for regulated supply		
V _{DD}	16	supply voltage		

5.2. Pin description

6. Functional description

6.1. VCO control

The VCO requires an external capacitor (C1) and resistor (R1) with an optional resistor (R2). Resistor R1 and capacitor C1 determine the frequency range of the VCO, while resistor R2 enables the VCO to have a frequency off-set if required. The high input impedance of the VCO simplifies the design of low-pass filters; it permits the designer a wide choice of resistor/capacitor ranges. In order not to load the low-pass filter, a source-follower output of the VCO input voltage is provided at SF_OUT (pin 10). If this is used, a load resistor (R_L) should be connected from SF_OUT to V_{SS}; if unused, SF_OUT should be left open. The VCO output (pin 4) can either be connected directly to the comparator input COMP_IN (pin 3) or via a frequency divider. A LOW-level at the inhibit input INH_IN (pin 5) enables the VCO and the source follower, while a HIGH-level turns both off to minimize standby power consumption.

6.2. Phase comparators


The phase-comparator signal input SIG_IN (pin 14) can be direct-coupled, provided the signal swing is between the standard HEF4000B family input logic levels. The signal must be capacitively coupled to the self-biasing amplifier at the signal input with smaller swings. Phase comparator 1 is an EXCLUSIVE-OR network. The signal and comparator input frequencies must have a 50% duty factor to obtain the maximum lock range. The average output voltage of the phase comparator is equal to $0.5V_{DD}$ when there is no signal or noise at the signal input. The average voltage to the VCO input VCO_IN is supplied by the low-pass filter connected to the output of phase comparator 1. This also causes the VCO to oscillate at the center frequency (f₀). The frequency capture range (2f_C) is defined as the frequency range of input signals on which the PLL will lock if it was initially out of lock. The frequency lock range (2f_L) is defined as the frequency range of input signals on which the loop will stay locked if it was initially in lock. The capture range is smaller or equal to the lock range.


HEF4046B_Q100

Phase-locked loop

With phase comparator 1, the range of frequencies over which the PLL can acquire lock (capture range) depends on the low-pass filter characteristics and this range can be made as large as the lock range. Phase comparator 1 enables the PLL system to remain in lock in spite of high amounts of noise in the input signal. A typical behavior of this type of phase comparator is that it may lock onto input frequencies that are close to harmonics of the VCO center frequency. Another typical behavior is that the phase angle between the signal and comparator input varies between 0° and 180°, and is 90° at the center frequency. Fig. 2 shows the typical phase-to-output response characteristic.

Fig. 3 shows the typical waveforms for a PLL with a f_0 locked phase comparator 1.





Phase comparator 2 is an edge-controlled digital memory network. It consists of four flip-flops, control gating and a 3-state output circuit comprising p and n-type drivers with a common output node. When the p-type or n-type drivers are ON, they pull the output up to V_{DD} or down to V_{SS} respectively. This type of phase comparator only acts on the positive-going edges of the signals at SIG_IN and COMP_IN. Therefore, the duty factors of these signals are not of importance.

If the signal input frequency is higher than the comparator input frequency, the p-type output driver is maintained ON most of the time, and both the n and p-type drivers are OFF (3-state) the remainder of the time. If the signal input frequency is lower than the comparator input frequency, the n-type output driver is maintained ON most of the time, and both the n and p-type drivers are OFF the remainder of the time. If the signal input and comparator input frequencies are equal, but the signal input lags the comparator input in phase, the n-type output driver is maintained ON for a time corresponding to the phase difference. If the comparator input lags the signal input in phase, the p-type output driver is maintained ON for a time corresponding to the phase difference. Subsequently, the voltage at the capacitor of the low-pass filter connected to this phase comparator is adjusted until the signal and comparator inputs are equal in both phase and frequency. At this stable point, both p and n-type drivers remain OFF and thus the phase comparator output becomes an open circuit and keeps the voltage at the capacitor of the low-pass filter constant.

Phase-locked loop

Moreover, the signal at the phase comparator pulse output (PCP_OUT) is a HIGH level, which can be used for indicating a locked condition. Thus, for phase comparator 2, no phase difference exists between the signal and comparator inputs over the full VCO frequency range. Moreover, the power dissipation due to the low-pass filter is reduced when this type of phase comparator is used, because both p and n-type output drivers are OFF for most of the signal input cycle. It should be noted that the PLL lock range for this type of phase comparator is equal to the capture range, independent of the low-pass filter. With no signal present at the signal input, the VCO is adjusted to its lowest frequency for phase comparator 2. Fig. 4 shows typical waveforms for a PLL employing this type of locked phase comparator.





Fig. 5 shows the state diagram for phase comparator 2. Each circle represents a state of the comparator. The number at the top, inside each circle, represents the state of the comparator, while the logic state of the signal and comparator inputs are represented by a '0' for a logic LOW or a '1' for a logic HIGH, and they are shown in the left and right bottom of each circle.

The transitions from one to another result from either a logic change at the signal input (S representing SIG_IN) or the comparator input (C representing COMP_IN). A positive- going and a negative-going transition are shown by an arrow pointing up or down respectively.

The state diagram assumes, that only one transition on either the signal input or comparator input occurs at any instant.

- States 3, 5, 9 and 11 represent the output condition when the p-type driver is ON.
- States 2, 4, 10 and 12 determine the condition when the n-type driver is ON.
- States 1, 6, 7 and 8 represent the condition when the output is in its high-impedance OFF state;
 i.e. both p and n-type drivers are OFF, and the PCP_OUT output is HIGH. The condition at output PCP_OUT for all other states is LOW.

Phase-locked loop



7. Limiting values

Table 3. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{DD}	supply voltage		-0.5	+18	V
I _{IK}	input clamping current	$V_{I} < -0.5 V \text{ or } V_{I} > V_{DD} + 0.5 V$	-	±10	mA
VI	input voltage		-0.5	V _{DD} + 0.5	V
I _{OK}	output clamping current	$V_{\rm O}$ < -0.5 V or $V_{\rm O}$ > $V_{\rm DD}$ + 0.5 V	-	±10	mA
I _{I/O}	input/output current		-	±10	mA
I _{DD}	supply current		-	50	mA
T _{stg}	storage temperature		-65	+150	°C
T _{amb}	ambient temperature		-40	+85	°C
P _{tot}	total power dissipation	-40 °C to +85 °C	-	500	mW
Р	power dissipation	per output	-	100	mW

8. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DD}	supply voltage		3	-	15	V
		as fixed oscillator only	3	-	15	V
		phase-locked loop operation	5	-	15	V
VI	input voltage		0	-	V _{DD}	V
T _{amb}	ambient temperature	in free air	-40	-	+85	°C
Δt/ΔV	input transition rise and fall rate	for INH input				
		V _{DD} = 5 V	-	-	3.75	µs/V
		V _{DD} = 10 V	-	-	0.5	µs/V
		V _{DD} = 15 V	-	-	0.08	µs/V

9. Static characteristics

Table 5. Static characteristics

 $V_{SS} = 0 V$; $V_I = V_{SS}$ or V_{DD} unless otherwise specified.

Symbol	Parameter	Conditions	V _{DD}	T _{amb} =	-40 °C	T _{amb} =	+25 °C	T _{amb} = +85 °C		Unit
				Min	Max	Min	Мах	Min	Мах	
VIH	HIGH-level	I ₀ < 1 μΑ	5 V	3.5	-	3.5	-	3.5	-	V
	input voltage		10 V	7.0	-	7.0	-	7.0	-	V
			15 V	11.0	-	11.0	-	11.0	-	V
V _{IL}	LOW-level	I _O < 1 μΑ	5 V	-	1.5	-	1.5	-	1.5	V
	input voltage		10 V	-	3.0	-	3.0	-	3.0	V
			15 V	-	4.0	-	4.0	-	4.0	V
V _{OH}	HIGH-level	I _O < 1 μΑ	5 V	4.95	-	4.95	-	4.95	-	V
	output voltage		10 V	9.95	-	9.95	-	9.95	-	V
			15 V	14.95	-	14.95	-	14.95	-	V
V _{OL}	LOW-level	I _O < 1 μΑ	5 V	-	0.05	-	0.05	-	0.05	V
	output voltage		10 V	-	0.05	-	0.05	-	0.05	V
			15 V	-	0.05	-	0.05	-	0.05	V
I _{ОН}	HIGH-level	V _O = 2.5 V	5 V	-	-1.7	-	-1.4	-	-1.1	mA
	output current	V _O = 4.6 V	5 V	-	-0.52	-	-0.44	-	-0.36	mA
		V _O = 9.5 V	10 V	-	-1.3	-	-1.1	-	-0.9	mA
		V _O = 13.5 V	15 V	-	-3.6	-	-3.0	-	-2.4	mA
I _{OL}	LOW-level output	V _O = 0.4 V	5 V	0.52	-	0.44	-	0.36	-	mA
	current	V _O = 0.5 V	10 V	1.3	-	1.1	-	0.9	-	mA
		V _O = 1.5 V	15 V	3.6	-	3.0	-	2.4	-	mA
I _I	input leakage current		15 V	-	±0.3	-	±0.3	-	±1.0	μA
I _{OZ}	OFF-state output current	output HIGH and returned to V _{DD}	15 V	-	1.6	-	1.6	-	12.0	μA
		output LOW and returned to V _{SS}	15 V	-	1.6	-	1.6	-	12.0	μA

Symbol	Parameter	Conditions	V _{DD}		T _{amb} =	-40 °C	T _{amb} =	+25 °C	T _{amb} =	+85 °C	Unit
					Min	Мах	Min	Мах	Min	Мах	
I _{DD}	supply current	I _O = 0 A	5 V	[1]	-	-	20	-	-	-	μA
			10 V	[1]	-	-	300	-	-	-	μA
			15 V	[1]	-	-	750	-	-	-	μA
			5 V	[2]	-	20	-	20	-	150	μA
			10 V	[2]	-	40	-	40	-	300	μA
			15 V	[2]	-	80	-	80	-	600	μA
CI	input capacitance	for INH input			-	-	-	7.5	-	-	pF

[1] Pin 15 open; pin 5 at V_{DD} ; pins 3 and 9 at V_{SS} ; pin 14 open.

[2] Pin 15 open; pin 5 at V_{DD} ; pins 3 and 9 at V_{SS} ; pin 14 at V_{DD} ; input current at pin 14 not included.

10. Dynamic characteristics

Table 6. Dynamic characteristics

 $V_{SS} = 0 V$; $T_{amb} = 25 °C$; $C_L = 50 pF$; input transition times $\leq 20 ns$.

Symbol	Parameter	Conditions	V _{DD}	Min	Тур	Max	Unit
Phase co	omparators						
RI	input resistance	SIG_IN input; at self-bias operating point	5 V	-	750	-	kΩ
			10 V	-	220	-	kΩ
			15 V	-	140	-	kΩ
V _{i(sens)}	ens) input voltage SIG_IN input, AC coupled, peak-to-peak		5 V	-	150	-	mV
S	sensitivity	values; R1 = 10 k Ω ; R2 = ∞ ; C1 = 100 pF; independent of the lock range	10 V	-	150	-	mV
		independent of the lock range	15 V	-	200	-	mV
V _{IL}	LOW-level input voltage	SIG_IN and COMP_IN inputs, DC coupled LOW; full temperature range	5 V	-	-	1.5	V
			10 V	-	-	3.0	V
			15 V	-	-	4.0	V
VIH	HIGH-level input voltage	SIG_IN and COMP_IN inputs, DC coupled HIGH; full temperature range	5 V	3.5	-	-	V
			10 V	7.0	-	-	V
			15 V	11.0	-	-	V
I _{IH}	HIGH-level input	SIG_IN input; at V _{DD}	5 V	-	7	-	μA
	current		10 V	-	30	-	μA
			15 V	-	70	-	μA
IIL	LOW-level input	SIG_IN input; at V _{SS}	5 V	-	-3	-	μA
	current	it	10 V	-	-18	-	μA
			15 V	-	-45	-	μA

Phase-locked loop

Symbol	Parameter	Conditions	V _{DD}	Min	Тур	Max	Unit
vco			I	1	11		
P	power dissipation	f ₀ = 10 kHz; R1 = 1 MΩ; R2 = ∞;	5 V	-	150	-	μW
		VCO_IN at 0.5 V _{DD} ; see <u>Fig. 9</u> , <u>Fig. 10</u> , and <u>Fig. 11</u>	10 V	-	2500	-	μW
f maximum fraquanay		see <u>rig. 9</u> , <u>rig. 10</u> , and <u>rig. 11</u>	15 V	-	9000	-	μW
f _{max}	maximum frequency	VCO_IN at V _{DD} ; R1 = 10 kΩ; R2 = ∞;	5 V	0.5	1.0	-	MHz
		C1 = 50 pF	10 V	1.0	2.0	-	MHz
			15 V	1.3	2.7	-	MHz
Δf/ΔT	frequency variation with temperature	no frequency offset (f _{min} = 0 Hz)	5 V [1]	-	0.22 to 0.30	-	% Hz/°C
			10 V [1]	-	0.04 to 0.05	-	% Hz/°C
			15 V [1]	-	0.01 to 0.05	-	% Hz/°C
		with frequency offset $(f_{min} > 0 Hz)$	5 V [1]	-	0 to 0.22	-	% Hz/°C
			10 V [1]	-	0 to 0.04	-	% Hz/°C
			15 V [1]	-	0 to 0.01	-	% Hz/°C
∆f/f	relative frequency	for VCO see <u>Fig. 12</u> and <u>Fig. 13</u>					
	variation	R1 > 10 kΩ	5 V	-	0.50	-	% Hz
		R1 > 400 kΩ	10 V	-	0.25	-	% Hz
		R1 = 1 MΩ	15 V	-	0.25	-	% Hz
δ	duty factor	VCO_OUT output	5 V	-	50	-	%
				-	50	-	%
			15 V	-	50	-	%
R _{in}	input resistance	for pin VCO_IN			10		MΩ
Source f	ollower						
V _{offset}	offset voltage	R _L = 10 kΩ; VCO_IN at $0.5V_{DD}$	5 V [2]	-	1.7	-	V
			10 V	-	2.0	-	V
			15 V	-	2.1	-	V
		R_L = 50 kΩ; VCO_IN at 0.5V _{DD}	5 V	-	1.5	-	V
			10 V	-	1.7	-	V
			15 V	-	1.8	-	V
∆f/f	relative frequency	VCO output; $R_L > 50 k\Omega$; see Fig. 12	5 V	-	0.3	-	%
	variation		10 V	-	1.0	-	%
			15 V	-	1.3	-	%
Zener di	ode						
Vz	working voltage	I _Z = 50 μA	-	-	7.3	-	V
R _{dyn}	dynamic resistance	For internal zener diode; $I_Z = 1 \text{ mA}$	-	-	25	-	Ω

[1] Over the recommended component range.

[2] The offset voltage is equal to the input voltage on pin VCO_IN minus the output voltage on pin SF_OUT.

11. Design information

Test	Using phase comparator 1	Using phase comparator 2		
VCO adjusts with no signal on SIG_IN	VCO in PLL system adjusts to center frequency (f_0)	VCO in PLL system adjusts to minimum frequency (f _{min})		
Phase angle between SIG_IN and COMP_IN	90° at center frequency (f_0), approaching 0° and 180° at the ends of the lock range (2f_L)	always 0° in lock (positive-going edges)		
Locks on harmonics of center frequency	yes	no		
Signal input noise rejection	high	low		
Lock frequency range (2f _L)	the frequency range of the input signative two sinitially in lock; $2f_L = full VCO free$			
Capture frequency range (2f _c)	the frequency range of the input signal on which the loop will lock if it was initially out of lock			
	depends on low-pass filter characteristics; 2f _c < 2f _L	$2f_c = 2f_L$		
Center frequency (f ₀) the frequency of the VCO when VCO IN at 0.5V _{DD}				

11.1. VCO component selection

Recommended range for R1 and R2: 10 k Ω to 1 M Ω .

Recommended range for C1: 50 pF to any practical value.


- 1. VCO without frequency offset (R2 = ∞).
 - **a.** Given f_0 : use f_0 with <u>Fig. 6</u> to determine R1 and C1.
 - **b.** Given f_{max} : calculate f_0 from $f_0 = 0.5 f_{max}$; use f_0 with Fig. 6 to determine R1 and C1.
- 2. VCO with frequency offset.
 - **a.** Given f_0 and $2f_L$: calculate f_{min} from the equation $f_{min} = f_0 2f_L$; use f_{min} with Fig. 7 to determine R2 and C1;
 - calculate $\frac{f_{\text{max}}}{f_{\text{min}}}$ from the equation $\frac{f_{\text{max}}}{f_{\text{min}}} = \frac{f_0 + 2f_L}{f_0 2f_L}$;

use $\frac{f_{\text{max}}}{f_{\text{min}}}$ with Fig. 8 to determine the ratio R2/R1 to obtain R1.

b. Given f_{min} and f_{max} : use f_{min} with <u>Fig. 7</u> to determine R2 and C1; calculate $\frac{f_{\text{max}}}{f_{\text{min}}}$;


use $\frac{f_{\text{max}}}{f_{\text{min}}}$ with Fig. 8 to determine R2/R1 to obtain R1.

Phase-locked loop




© Nexperia B.V. 2024. All rights reserved

Phase-locked loop



Phase-locked loop



12. Package outline




Fig. 14. Package outline SOT109-1 (SO16)

13. Abbreviations

Table 8. Abbreviation	Table 8. Abbreviations					
Acronym	Description					
ANSI	American National Standards Institute					
CDM	Charged Device Model					
CMOS	Complementary Metal-Oxide Semiconductor					
DUT	Device Under Test					
ESD	ElectroStatic Discharge					
ESDA	ElectroStatic Discharge Association					
HBM	Human Body Model					
JEDEC	Joint Electron Device Engineering Council					
PLL	Phase-Locked Loop					

14. Revision history

Table 9. Revision history								
Document ID	Release date	Data sheet status	Change notice	Supersedes				
HEF4046B_Q100 v.2	20240903	Product data sheet	-	HEF4046B_Q100 v.1				
Modifications:		 <u>Section 2</u>: ESD specification updated according to the latest JEDEC standard. <u>Fig. 14</u>: Aligned SO package outline drawing to JEDEC MS-012 						
HEF4046B_Q100 v.1	20231020	Product data sheet	-	-				

15. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

 Please consult the most recently issued document before initiating or completing a design.

- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <u>https://www.nexperia.com</u>.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or

HEF4046B-Q100

Phase-locked loop

equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nexperia.com/profile/terms</u>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Contents

1. General description	1
2. Features and benefits	1
3. Ordering information	1
4. Functional diagram	2
5. Pinning information	2
5.1. Pinning	2
5.2. Pin description	3
6. Functional description	3
6.1. VCO control	3
6.2. Phase comparators	3
7. Limiting values	6
8. Recommended operating conditions	7
9. Static characteristics	7
10. Dynamic characteristics	8
11. Design information	10
11.1. VCO component selection	10
12. Package outline	14
13. Abbreviations	15
14. Revision history	15
15. Legal information	

© Nexperia B.V. 2024. All rights reserved

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 3 September 2024

HEF4046B_Q100