TPS37xx 双通道、低功耗、高精度电压检测器

1 特性

- 采用小型封装的双通道检测器
- 高精度阈值和滞后：1.0%
- 低静态电流：2μA（典型值）
- 可调节检测电压：最低至 1.2V
- 多个滞后选项：
  - 0.5%、1%、5% 和 10%
- 温度范围：–40°C 至 125°C
- 推挽 (TPS3779) 和开漏 (TPS3780) 输出选项
- 提供 μSON 和 SOT23 封装

2 应用

- 数字信号处理器 (DSP)、微控制器和微处理器应用
- 便携式医疗设备
- 楼宇自动化
- 机顶盒
- 固态硬盘
- 笔记本和台式计算机
- 便携式和电池供电类产品
- 电源排序应用

3 说明

TPS3779 和 TPS3780 属于高精度双通道电压检测器系列，同时拥有低功耗和小解决方案尺寸两大优势。SENSE1 和 SENSE2 输入包含滞后特性，可抑制短小毛刺脉冲，从而确保输出操作稳定而无错误触发。 此系列产品提供 0.5%，1%，5% 或 10% 的不同出厂设定滞后选项。

TPS3779 和 TPS3780 具有可通过一个外部电阻分压器配置的可调感测 (SENSE) 输入。 当 SENSE1 和 SENSE2 输入上的电压低于下降阈值时，OUT1 和 OUT2 被分别驱动为低电平。 当 SENSE1 和 SENSE2 上升到高于上升阈值时，OUT1 和 OUT2 分别变为高电平。

该器件具有 2μA（典型值）的超低静态电流，并且提供了一套精确且节省空间的电压检测解决方案，非常适合低功耗系统监视和便携式应用。 TPS3779 和 TPS3780 的工作电压范围为 1.5V 至 6.5V，工作温度范围为 –40°C 至 125°C。

器件信息(1)

器件型号	封装	封装尺寸（标称值）
TPS37xx	μSON (6)	1.45mm x 1.00mm
	SOT23 (6)	2.92mm × 1.30mm

(1) 如需了解所有可用封装，请见数据表末尾的可订购产品附录。

感测阈值 (V_{IT+}) 偏差与温度间的关系



典型电路原理图



目录

4 修订历史记录

日期	修订版本	注释
2015 年 4 月	*	首次发布。

5 Device Comparison Table

PRODUCT	HYSTERESIS (%)	OUTPUT
TPS3779A	0.5	Push-pull
TPS3779B	5	Push-pull
TPS3779C	10	Push-pull
TPS3779D	1	Push-pull
TPS3780A	0.5	Open-drain
TPS3780B	5	Open-drain
TPS3780C	10	Open-drain
TPS3780D	1	Open-drain

6 Pin Configuration and Functions

DRY Package
1.45-mm × 1-mm µSON
(Top View)



DBV Package
SOT23-6
(Top View)



Pin Functions

PIN			I/O	DESCRIPTION
NAME	NO.			
	DRY	DBV		
GND	2	5	—	Ground
OUT1	5	2	O	OUT1 is the output for SENSE1. OUT1 is asserted (driven low) when the voltage at SENSE1 falls below V_{IT-}. OUT1 is deasserted (goes high) after SENSE1 rises higher than V_{IT+}. OUT1 is a push-pull output for the TPS3779 and an open-drain output for the TPS3780. The open-drain device (TPS3780) can be pulled up to 6.5 V independent of VDD; a pull-up resistor is required for this device.
OUT2	4	3	O	OUT2 is the output for SENSE2. OUT2 is asserted (driven low) when the voltage at SENSE2 falls below V_{IT-}. OUT2 is deasserted (goes high) after SENSE2 rises higher than V_{IT+}. OUT2 is a push-pull output for the TPS3779 and an open-drain output for the TPS3780. The open-drain device (TPS3780) can be pulled up to 6.5 V independent of VDD; a pull-up resistor is required for this device.
SENSE1	1	6	I	This pin is connected to the voltage to be monitored with the use of an external resistor divider. When the voltage at this pin drops below the threshold voltage (V_{IT-}), OUT1 is asserted.
SENSE2	3	4	I	This pin is connected to the voltage to be monitored with the use of an external resistor divider. When the voltage at this pin drops below the threshold voltage (V_{IT-}), OUT2 is asserted.
VDD	6	1	I	Supply voltage input. Connect a 1.5-V to 6.5-V supply to VDD in order to power the device. Good analog design practice is to place a 0.1-µF ceramic capacitor close to this pin (required for VDD < 1.5 V).

7 Specifications

7.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Voltage	VDD	–0.3	7	V
	OUT1, OUT2 (TPS3779 only)	–0.3	VDD + 0.3	V
	OUT1, OUT2 (TPS3780 only)	–0.3	7	V
	SENSE1, SENSE2	–0.3	7	V
Current	OUT1, OUT2		±20	mA
Temperature	Operating junction, T_J	–40	125	°C
	Storage, T_{stg}	–65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101(2)	±500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
	Power-supply voltage		1.5		6.5	V
	Sense voltage	SENSE1, SENSE2	0		6.5	V
	Output voltage (TPS3779 only)	OUT1, OUT2	0		VDD + 0.3	V
	Output voltage (TPS3780 only)	OUT1, OUT2	0		6.5	V
R_{PU}	Pullup resistor (TPS3780 only)		1.5		10,000	kΩ
	Current	OUT1, OUT2	–5		5	mA
C_{IN}	Input capacitor			0.1		µF
T_J	Junction temperature		–40	25	125	°C

7.4 Thermal Information

THERMAL METRIC(1)		TPS3779, TPS3780		UNIT
		DRY (USON)	DBV (SOT23-6)	
		6 PINS	6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	306.7	193.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	174.1	134.5	
$R_{\theta JB}$	Junction-to-board thermal resistance	173.4	39.0	
ψ_{JT}	Junction-to-top characterization parameter	30.9	30.4	
ψ_{JB}	Junction-to-board characterization parameter	171.6	38.5	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	65.2	N/A	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, .

7.5 Electrical Characteristics

All specifications are over the operating temperature range of –40°C < T_J < 125°C and 1.5 V ≤ VDD ≤ 6.5 V, unless otherwise noted. Typical values are at T_J = 25°C and VDD = 3.3 V.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
VDD	Input supply range			1.5		6.5	V
$V_{(POR)}$	Power-on reset voltage(1)	V_{OL} (max) = 0.2 V, I_{OL} = 15 µA				0.8	V
I_{DD}	Supply current (into VDD pin)	VDD = 3.3 V, no load, –40°C < T_J < 85°C			2.09	3.72	µA
		VDD = 3.3 V, no load, –40°C < T_J < 125°C				5.80	µA
		VDD = 6.5 V, no load, –40°C < T_J < 85°C			2.29	4.00	µA
		VDD = 6.5 V, no load, –40°C < T_J < 125°C				6.50	µA
V_{IT+}	Positive-going input threshold voltage	$V_{(SENSE)}$ rising			1.194		V
				–1%		1%	
$V_{IT–}$	Negative-going input threshold voltage	$V_{(SENSE)}$ falling	TPS37xxA (0.5% hysteresis)		1.188		V
			TPS37xxB (5% hysteresis)		1.134		V
			TPS37xxC (10% hysteresis)		1.074		V
			TPS37xxD (1% hysteresis)		1.182		V
		$V_{(SENSE)}$ falling		–1%		1%	
$I_{(SENSE)}$	Input current	$V_{(SENSE)}$ = 0 V or VDD		–15		15	nA
V_{OL}	Low-level output voltage	VDD ≥ 1.2 V, I_{SINK} = 0.4 mA				0.25	V
		VDD ≥ 2.7 V, I_{SINK} = 2 mA				0.25	V
		VDD ≥ 4.5 V, I_{SINK} = 3.2 mA				0.30	V
V_{OH}	High-level output voltage (TPS3779 only)	VDD ≥ 1.5 V, I_{SOURCE} = 0.4 mA		0.8 VDD			V
		VDD ≥ 2.7 V, I_{SOURCE} = 1 mA		0.8 VDD			V
		VDD ≥ 4.5 V, I_{SOURCE} = 2.5 mA		0.8 VDD			V
$I_{lkg(OD)}$	Open-drain output leakage current (TPS3780 only)	High impedance, $V_{(SENSE)}$ = $V_{(OUT)}$ = 6.5 V, –40°C < T_J < 85°C		–50		50	nA
		High impedance, $V_{(SENSE)}$ = $V_{(OUT)}$ = 6.5 V, –40°C < T_J < 125°C		–250		250	nA

(1) Outputs are undetermined below $V_{(POR)}$.

7.6 Timing Requirements

Typical values are at T_J = 25°C and VDD = 3.3 V. SENSE transitions between 0 V and 1.3 V.

		MIN	NOM	MAX	UNIT
$t_{PD(r)}$	SENSE (rising) to OUT propagation delay		5.5		µs
$t_{PD(f)}$	SENSE (falling) to OUT propagation delay		10		µs
t_{SD}	Startup delay(1)		570		µs

(1) During power-on or a VDD transient below VDD(min), the outputs reflect the input conditions 570 µs after VDD transitions through VDD(min).



图 1. Timing Diagram

7.7 Typical Characteristics

At T_J = 25°C with a 0.1-µF capacitor close to VDD, unless otherwise noted.



SENSE1 = SENSE2 = 1.5 V

图 2. Supply Current vs Supply Voltage



图 3. Sense Threshold (V_{IT+}) Deviation vs Temperature



图 4. Sense Threshold (V_{IT-}) Deviation vs Temperature



VDD = 6.5 V

图 5. Sense Threshold (V_{IT+})



VDD = 6.5 V

图 6. Sense Threshold (V_{IT-})



图 7. Output Voltage Low vs Output Current (VDD = 1.5 V)

Typical Characteristics (接下页)

At T_J = 25°C with a 0.1-µF capacitor close to VDD, unless otherwise noted.



图 8. Output Voltage Low vs Output Current (VDD = 3.3 V)



图 9. Output Voltage Low vs Output Current (VDD = 6.5 V)



图 10. Output Voltage High vs Output Current (VDD = 1.5 V)



图 11. Output Voltage High vs Output Current (VDD = 3.3 V)



图 12. Output Voltage High vs Output Current (VDD = 6.5 V)



SENSE1 = SENSE2 = 0 V to 1.3 V

图 13. Propagation Delay from Sense High to Output High

Typical Characteristics (接下页)

At T_J = 25°C with a 0.1-µF capacitor close to VDD, unless otherwise noted.



SENSE1 = SENSE2 = 1.3 V to 0 V

图 14. Propagation Delay from Sense Low to Output Low



图 15. Startup Delay



High-to-low transition occurs above the curve

图 16. Minimum Transient Duration (HL) vs Overdrive (VDD = 1.5 V)



High-to-low transition occurs above the curve

图 17. Minimum Transient Duration (HL) vs Overdrive (VDD = 6.5 V)



Low-to-high transition occurs above the curve

图 18. Minimum Transient Duration (LH) vs Overdrive (VDD = 1.5 V)



Low-to-high transition occurs above the curve

图 19. Minimum Transient Duration (LH) vs Overdrive (VDD = 6.5 V)

8 Detailed Description

8.1 Overview

The TPS3779 and TPS3780 are a family of small, low quiescent current (I_{DD}), dual-channel voltage detectors. These devices have high-accuracy, rising and falling input thresholds, and assert the output as shown in 表 1. The output (OUTx pin) goes low when the SENSEx pin is less than V_{IT-} and goes high when the pin is greater than V_{IT+}. The TPS3779 and TPS3780 offer multiple hysteresis options from 0.5% to 10% for use in a wide variety of applications. These devices have two independent voltage detection channels that can be used in systems where multiple voltage rails are required to be monitored, or where one channel can be used as an early warning signal and the other channel used as the system reset signal.

表 1. TPS3779, TPS3780 Truth Table

CONDITIONS	OUTPUT
SENSE1 < V_{IT-}	OUT1 = low
SENSE2 < V_{IT-}	OUT2 = low
SENSE1 > V_{IT+}	OUT1 = high
SENSE2 > V_{IT+}	OUT2 = high

8.2 Functional Block Diagrams



图 20. TPS3779 Block Diagram



图 21. TPS3780 Block Diagram

8.3 Feature Description

8.3.1 Inputs (SENSE1, SENSE2)

The TPS3779 and TPS3780 have two comparators for voltage detection. Each comparator has one external input; the other input is connected to the internal reference. The comparator rising threshold is designed and trimmed to be equal to V_{IT+} and the falling threshold is trimmed to be equal to $V_{IT–}$. The built-in falling hysteresis options make the devices immune to supply rail noise and ensure stable operation.

The comparator inputs can swing from ground to 6.5 V, regardless of the device supply voltage used. Although not required in most cases, for extremely noisy applications, good analog design practice is to place a 1-nF to 10-nF bypass capacitor at the comparator input in order to reduce sensitivity to transients and layout parasitic.

For each SENSE input, the corresponding output (OUTx) is driven to logic low when the input voltage drops below $V_{IT–}$. When the voltage exceeds V_{IT+}, the output (OUTx) is driven high; see 图 1.

8.3.2 Outputs (OUT1, OUT2)

In a typical device application, the outputs are connected to a reset or enable input of another device, such as a digital signal processor (DSP), central processing unit (CPU), field-programmable gate array (FPGA), or application-specific integrated circuit (ASIC); or the outputs are connected to the enable input of a voltage regulator, such as a dc-dc or low-dropout (LDO) regulator.

The TPS3779 provides two push-pull outputs. The logic high level of the outputs is determined by the VDD pin voltage. With this configuration pull-up resistors are not required, thus saving board space. However, all interface logic levels must be examined. All OUT connections must be compatible with the VDD pin logic level.

The TPS3780 provides two open-drain outputs (OUT1 and OUT2); pull-up resistors must be used to hold these lines high when the output goes to a high-impedance condition (not asserted). By connecting pull-up resistors to the proper voltage rails, the outputs can be connected to other devices at correct interface voltage levels. The outputs can be pulled up to 6.5 V, independent of the device supply voltage. To ensure proper voltage levels, make sure to choose the correct pull-up resistor values. The pull-up resistor value is determined by V_{OL}, the sink current capability, and the output leakage current ($I_{lkg(OD)}$). These values are specified in the *Electrical Characteristics* table. By using wired-AND logic, OUT1 and OUT2 can be combined into one logic signal. The *Inputs (SENSE1, SENSE2)* section describes how the outputs are asserted or deasserted. See 图 1 for a description of the relationship between threshold voltages and the respective output.

8.4 Device Functional Modes

8.4.1 Normal Operation (VDD ≥ VDD(min))

When the voltage on VDD is greater than VDD(min) for t_{SD}, the output signals react to the present state of the corresponding SENSE pins.

8.4.2 Power-On Reset (VDD < $V_{(POR)}$)

When the voltage on VDD is lower than the required voltage to internally pull the logic low output to GND ($V_{(POR)}$), both outputs are undefined and are not to be relied upon for proper system function.

9 Application and Implementation

9.1 Application Information

The TPS3779 and TPS3780 are used as precision dual-voltage detectors. The monitored voltage, VDD voltage, and output pullup voltage (TPS3780 only) can be independent voltages or connected in any configuration.

9.1.1 Threshold Overdrive

Threshold overdrive is how much VDD exceeds the specified threshold, and is important to know because smaller overdrive results in slower OUTx response. Threshold overdrive is calculated as a percent of the threshold in question, as shown in 公式 1:

$$\text{Overdrive} = | (VDD / V_{IT} - 1) \times 100\% | \quad (1)$$

where

- V_{IT} is either V_{IT-} or V_{IT+}, depending on whether calculating the overdrive for the negative-going threshold or the positive-going threshold, respectively.

图 16 illustrates the VDD minimum detectable pulse versus overdrive, and is used to visualize the relationship overdrive has on $t_{PD(f)}$ for negative-going events.

9.1.2 Sense Resistor Divider

The resistor divider values and target threshold voltage can be calculated by using 公式 2 and 公式 3 to determine $V_{MON(UV)}$ and $V_{MON(PG)}$, respectively.

$$V_{MON(UV)} = \left(1 + \frac{R1}{R2}\right) \times V_{IT-} \quad (2)$$

$$V_{MON(PG)} = \left(1 + \frac{R1}{R2}\right) \times V_{IT+} \quad (3)$$

where

- R1 and R2 are the resistor values for the resistor divider on the SENSEx pins,
- $V_{MON(UV)}$ is the target voltage at which an undervoltage condition is detected, and
- $V_{MON(PG)}$ is the target voltage at which the output goes high when V_{MONx} rises.

Choose R_{TOTAL} (= R1 + R2) so that the current through the divider is approximately 100 times higher than the input current at the SENSEx pins. The resistors can have high values to minimize current consumption as a result of low input bias current without adding significant error to the resistive divider. For details on sizing input resistors, refer to application report SLVA450, *Optimizing Resistor Dividers at a Comparator Input*, available for download from www.ti.com.

9.2 Typical Applications

9.3 Monitoring Two Separate Rails



图 22. Monitoring Two Separate Rails Schematic

9.3.1 Design Requirements

表 2. Design Parameters

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT
VDD	5 V	5 V
Hysteresis	10%	10%
Monitored voltage 1	3.3 V nominal, $V_{MON(PG)}$ = 2.9 V, $V_{MON(UV)}$ = 2.6 V	$V_{MON(PG)}$ = 2.908 V, $V_{MON(UV)}$ = 2.618 V
Monitored voltage 2	3 V nominal, $V_{MON(PG)}$ = 2.6 V, $V_{MON(UV)}$ = 2.4 V	$V_{MON(PG)}$ = 2.606 V, $V_{MON(UV)}$ = 2.371 V
Output logic voltage	3.3-V CMOS	3.3-V CMOS

9.3.2 Detailed Design Procedure

1. Select the TPS3780C. The C version is selected to satisfy the hysteresis requirement. The TPS3780 is selected for the output logic requirement. An open-drain output allows for the output to be pulled up to a voltage other than VDD.
2. The resistor divider values are calculated by using 公式 2 and 公式 3. For SENSE1, R1 = 1.13 MΩ and R2 = 787 kΩ. For SENSE2, R3 (R1) = 681 kΩ and R4 (R2) = 576 kΩ.

9.3.3 Application Curve



图 23. Monitoring Two Separate Rails Curve

9.4 Early Warning Detection



图 24. Early Warning Detection Schematic

9.4.1 Design Requirements

表 3. Design Parameters

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT
VDD	V_{MON}	V_{MON}
Hysteresis	10%	10%
Monitored voltage 1	$V_{MON(PG)}$ = 3.3 V, $V_{MON(UV)}$ = 3 V	$V_{MON(PG)}$ = 3.330 V, $V_{MON(UV)}$ = 2.997 V
Monitored voltage 2	$V_{MON(PG)}$ = 3.9 V, $V_{MON(UV)}$ = 3.5 V	$V_{MON(PG)}$ = 3.921 V, $V_{MON(UV)}$ = 3.529 V

9.4.2 Detailed Design Procedure

1. Select the TPS3779C. The C version is selected to satisfy the hysteresis requirement. The TPS3779 is selected to save on component count and board space.
2. Use 公式 4 to calculate the total resistance for the resistor divider. Determine the minimum total resistance of the resistor network necessary to achieve the current consumption specification. For this example, the current flow through the resistor network is chosen to be 1.41 µA. Use the key transition point for V_{MON2}. For this example, the low-to-high transition, $V_{MON(PG)}$, is considered more important.

$$R_{TOTAL} = \frac{V_{MON(PG\_2)}}{I} = \frac{3.9\ V}{1.41\ \mu A} = 2.78\ M\Omega \quad (4)$$

   where
   - $V_{MON(PG\_2)}$ is the target voltage at which OUT2 goes high when V_{MON2} rises, and
   - I is the current flowing through the resistor network.

3. After R_{TOTAL} is determined, R3 can be calculated using 公式 5. Select the nearest 1% resistor value for R3. In this case, 845 kΩ is the closest value.

$$R3 = \frac{V_{IT+}}{I} = \frac{1.194\ V}{1.41\ \mu A} = 846\ k\Omega \quad (5)$$

4. Use 公式 6 to calculate R2. Select the nearest 1% resistor value for R2. In this case, 150 kΩ is the closest value. Use the key transition point for V_{MON1}. For this example, the low-to-high transition, $V_{MON(UV)}$, is considered more important.

$$R2 = \frac{R_{TOTAL}}{V_{MON(UV\_1)}} \bullet V_{IT-} - R3 = \frac{2.78\ M\Omega}{3\ V} \bullet 1.074\ V - 845\ k\Omega = 149\ k\Omega \quad (6)$$

   where
   - $V_{MON(UV\_1)}$ is the target voltage at which OUT1 goes low when V_{MON1} falls.

5. Use 公式 7 to calculate R1. Select the nearest 1% resistor value for R1. In this case, 1.78 MΩ is a 1% resistor.

$$R1 = R_{TOTAL} - R2 - R3 = 2.78\ M\Omega - 150\ k\Omega - 845\ k\Omega = 1.78\ M\Omega \quad (7)$$

9.4.3 Application Curve



图 25. Early Warning Detection Curve

10 Power-Supply Recommendations

The TPS3779 and TPS3780 are designed to operate from an input voltage supply range between 1.5 V and 6.5 V. An input supply capacitor is not required for this device; however, good analog practice (required for less VDD < 1.5 V) is to place a 0.1-µF or greater capacitor between the VDD pin and the GND pin. This device has a 7-V absolute maximum rating on the VDD pin. If the voltage supply providing power to VDD is susceptible to any large voltage transient that can exceed 7 V, additional precautions must be taken.

For applications where SENSE is greater than 0 V before VDD, and subject to a startup slew rate of less than 200 mV per 1 ms, the output can be driven to logic high in error. To correct the output, cycle the SENSE lines below V_{IT-} or sequence SENSE after VDD.

11 Layout

11.1 Layout Guidelines

Place the VDD decoupling capacitor close to the device.

Avoid using long traces for the VDD supply node. The VDD capacitor, along with parasitic inductance from the supply to the capacitor, can form an LC tank and create ringing with peak voltages above the maximum VDD voltage.

11.2 Layout Example



图 26. Example SOT23 Layout

12 器件和文档支持

12.1 器件支持

12.1.1 开发支持

12.1.1.1 评估模块

评估模块 (EVM) 可与 TPS3779 和 TPS3780 配套使用，帮助评估初始电路性能。 SLVU796 详细介绍了 TPS3780EVM-154 的设计套件和评估模块。

EVM 可通过德州仪器 (TI) 网站上的 TPS3779 和 TPS3780 产品文件夹获取，也可直接从 TI 网上商店购买。

12.1.1.2 Spice 模型

分析模拟电路和系统的性能时，使用 SPICE 模型对电路性能进行计算机仿真非常有用。 您可以从相应器件产品文件夹中的*仿真模型*下获取 TPS3779 和 TPS3780 的 SPICE 模型。

12.1.2 器件命名规则

TPS3779xyyyz 和 TPS3780xyyyz 是这些器件的通用命名约定。 TPS3779 和 TPS3780 代表此类器件所属系列；x 用于表示滞后版本，yyy 预留给封装标识符，z 为封装数量。

- 示例：TPS3779CDBVR
- 系列：TPS3779（推挽）
- 滞后：10%
- DBV 封装：6 引脚 SOT
- 封装数量：R 表示卷（3000 片）

12.2 文档支持

12.2.1 相关文档

12.2.1.1 相关文档

相关文档如下：

- *《TPS3780EVM-154 评估模块》*，SLVU796
- 应用报告 SLVA450 —*《优化比较器输入端的电阻分压器》*

12.3 相关链接

以下表格列出了快速访问链接。 范围包括技术文档、支持与社区资源、工具和软件，并且可以快速访问样片或购买链接。

表 4. 相关链接

器件	产品文件夹	样片与购买	技术文档	工具与软件	支持与社区
TPS3779	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
TPS3780	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

12.4 商标

All trademarks are the property of their respective owners.

12.5 静电放电警告

这些装置包含有限的内置 ESD 保护。 存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

12.6 术语表

SLYZ022 — *TI 术语表*。

这份术语表列出并解释术语、首字母缩略词和定义。

13 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改， 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内，且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定，否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险，客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息，不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可，或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分，仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时，如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分，则会失去相关 TI 组件 或服务的所有明示或暗示授权，且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意，尽管任何应用相关信息或支持仍可能由 TI 提供，但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意，他们具备制定与实施安全措施所需的全部专业技术和知识，可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中，为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此，此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III（或类似的生命攸关医疗设备）的授权许可，除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意，对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用，其风险由客户单独承担，并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品，这些产品主要用于汽车。在任何情况下，因使用非指定产品而无法达到 ISO/TS16949 要求，TI不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址： 上海市浦东新区世纪大道1568 号，中建大厦32 楼邮政编码： 200122

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3779ADBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PE4Q	Samples
TPS3779ADBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PE4Q	Samples
TPS3779ADRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZQ	Samples
TPS3779ADRYT	ACTIVE	SON	DRY	6	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZQ	Samples
TPS3779BDBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PE5Q	Samples
TPS3779BDBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PE5Q	Samples
TPS3779BDRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZR	Samples
TPS3779BDRYT	ACTIVE	SON	DRY	6	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZR	Samples
TPS3779CDBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PE6Q	Samples
TPS3779CDBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PE6Q	Samples
TPS3779CDRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZT	Samples
TPS3779CDRYT	ACTIVE	SON	DRY	6	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZT	Samples
TPS3779DDBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PE7Q	Samples
TPS3779DDBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PE7Q	Samples
TPS3779DDRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZS	Samples
TPS3779DDRYT	ACTIVE	SON	DRY	6	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZS	Samples
TPS3780ADBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PE8Q	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3780ADBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PE8Q	Samples
TPS3780ADRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(GJ ~ ZU)	Samples
TPS3780ADRYT	ACTIVE	SON	DRY	6	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(GJ ~ ZU)	Samples
TPS3780BDBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PE9Q	Samples
TPS3780BDBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PE9Q	Samples
TPS3780BDRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZV	Samples
TPS3780BDRYT	ACTIVE	SON	DRY	6	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZV	Samples
TPS3780CDBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PF1Q	Samples
TPS3780CDBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PF1Q	Samples
TPS3780CDRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZW	Samples
TPS3780CDRYT	ACTIVE	SON	DRY	6	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZW	Samples
TPS3780DDBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PF2Q	Samples
TPS3780DDBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PF2Q	Samples
TPS3780DDRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZX	Samples
TPS3780DDRYT	ACTIVE	SON	DRY	6	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZX	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

DBV (R–PDSO–G6) PLASTIC SMALL–OUTLINE PACKAGE



NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
E. Falls within JEDEC MO–178 Variation AB, except minimum lead width.

DBV (R–PDSO–G6) PLASTIC SMALL OUTLINE



NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
D. Publication IPC–7351 is recommended for alternate designs.
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC–7525 for other stencil recommendations.

DRY (R–PUSON–N6) PLASTIC SMALL OUTLINE NO–LEAD



4207181/F 12/11

NOTES:
A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M–1994.
B. This drawing is subject to change without notice.
C. SON (Small Outline No–Lead) package configuration.
D. The exposed lead frame feature on side of package may or may not be present due to alternative lead frame designs.
E. This package complies to JEDEC MO–287 variation UFAD.
F. See the additional figure in the Product Data Sheet for details regarding the pin 1 identifier shape.

DRY (R–PUSON–N6) PLASTIC SMALL OUTLINE NO–LEAD



NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC–7351 is recommended for alternate designs.
D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
G. Side aperture dimensions over–print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.

重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改， 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内，且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定，否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险，客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息，不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可，或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分，仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时，如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分，则会失去相关 TI 组件 或服务的所有明示或暗示授权，且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意，尽管任何应用相关信息或支持仍可能由 TI 提供，但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意，他们具备制定与实施安全措施所需的全部专业技术和知识，可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中，为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此，此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III（或类似的生命攸关医疗设备）的授权许可，除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意，对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用，其风险由客户单独承担，并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品，这些产品主要用于汽车。在任何情况下，因使用非指定产品而无法达到 ISO/TS16949 要求，TI不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265