

# F9540S-VB Datasheet

## P-Channel 100 V (D-S) MOSFET

### PRODUCT SUMMARY


$V_{DS}$ (V)	$R_{DS(on)}$ ( $\Omega$ )	$I_D$ (A)	$Q_g$ (Typ.)
- 100	0.040 at $V_{GS} = - 10$ V	- 37	54 nC
	0.050 at $V_{GS} = - 4.5$ V	- 32	

### FEATURES

- Trench Power MOSFET



**RoHS**  
COMPLIANT  
HALOGEN  
**FREE**



P-Channel MOSFET

### ABSOLUTE MAXIMUM RATINGS ( $T_A = 25$ °C, unless otherwise noted)

Parameter		Symbol	Limit	Unit
Drain-Source Voltage		V <sub>DS</sub>	- 100	V
Gate-Source Voltage		V <sub>GS</sub>	± 20	
Continuous Drain Current (T <sub>J</sub> = 150 °C) <sup>b</sup>	T <sub>C</sub> = 25 °C	I <sub>D</sub>	- 37	A
	T <sub>C</sub> = 70 °C		- 29.5	
	T <sub>A</sub> = 25 °C		- 10 <sup>b, c</sup>	
	T <sub>A</sub> = 70 °C		- 8.2 <sup>b, c</sup>	
Pulsed Drain Current		I <sub>DM</sub>	- 150	
Continuous Source Current (Diode Conduction)	T <sub>C</sub> = 25 °C	I <sub>S</sub>	- 50 <sup>a</sup>	
	T <sub>A</sub> = 25 °C		- 6.75 <sup>b, c</sup>	
Avalanche Current	L = 0.1 mH	I <sub>AS</sub>	- 35	
Single Pulse Avalanche Energy		E <sub>AS</sub>	61	mJ
Maximum Power Dissipation	T <sub>C</sub> = 25 °C	P <sub>D</sub>	113.6	W
	T <sub>C</sub> = 70 °C		72.7	
	T <sub>A</sub> = 25 °C		6.9 <sup>b, c</sup>	
	T <sub>A</sub> = 70 °C		4.4 <sup>b, c</sup>	
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	- 55 to 150	°C

### THERMAL RESISTANCE RATINGS

Parameter	Symbol	Limit	Unit
Junction-to-Ambient	$R_{thJA}$	40	°C/W
Junction-to-Case (Drain)	$R_{thJC}$	2.1	

Notes:

- a. Package limited.  
 b. Surface mounted on 1" x 1" FR4 board.  
 c. t = 10 s.







SPECIFICATIONS (T <sub>J</sub> = 25 °C, unless otherwise noted)						
Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Static						
Drain-Source Breakdown Voltage	V <sub>DS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = - 250 μA	- 100			V
V <sub>DS</sub> Temperature Coefficient	ΔV <sub>DS</sub> /T <sub>J</sub>	I <sub>D</sub> = - 250 μA		- 109		mV/°C
V <sub>GS(th)</sub> Temperature Coefficient	ΔV <sub>GS(th)</sub> /T <sub>J</sub>			5.9		
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = - 250 μA	- 1		- 3	V
Gate-Source Leakage	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ± 20 V			± 100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = - 100 V, V <sub>GS</sub> = 0 V			- 1	μA
		V <sub>DS</sub> = - 100 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 55 °C			- 10	
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	V <sub>DS</sub> ≥ 5 V, V <sub>GS</sub> = - 10 V	- 40			A
Drain-Source On-State Resistance <sup>a</sup>	R <sub>DS(on)</sub>	V <sub>GS</sub> = - 10 V, I <sub>D</sub> = - 9.2 A		0.040		Ω
		V <sub>GS</sub> = - 4.5 V, I <sub>D</sub> = - 7.7 A		0.050		
Forward Transconductance <sup>a</sup>	g <sub>fs</sub>	V <sub>DS</sub> = - 15 V, I <sub>D</sub> = - 9.2 A		38		S
Dynamic <sup>b</sup>						
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> = - 50 V, V <sub>GS</sub> = 0 V, f = 1 MHz		3800		pF
Output Capacitance	C <sub>oss</sub>			185		
Reverse Transfer Capacitance	C <sub>rss</sub>			135		
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> = - 50 V, V <sub>GS</sub> = - 10 V, I <sub>D</sub> = - 9.2 A		106	160	nC
		V <sub>DS</sub> = - 50 V, V <sub>GS</sub> = - 4.5 V, I <sub>D</sub> = - 9.2 A		54	81	
Gate-Source Charge	Q <sub>gs</sub>			14		
Gate-Drain Charge	Q <sub>gd</sub>			26		
Gate Resistance	R <sub>g</sub>	f = 1 MHz		4		Ω
Turn-On Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> = - 50 V, R <sub>L</sub> = 6.5 Ω I <sub>D</sub> ≡ - 7.7 A, V <sub>GEN</sub> = - 10 V, R <sub>g</sub> = 1 Ω		15	25	ns
Rise Time	t <sub>r</sub>			20	30	
Turn-Off Delay Time	t <sub>d(off)</sub>			110	165	
Fall Time	t <sub>f</sub>			100	150	
Turn-On Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> = - 50 V, R <sub>L</sub> = 6.5 Ω I <sub>D</sub> ≡ - 7.7 A, V <sub>GEN</sub> = - 4.5 V, R <sub>g</sub> = 1 Ω		42	65	ns
Rise Time	t <sub>r</sub>			160	240	
Turn-Off Delay Time	t <sub>d(off)</sub>			100	150	
Fall Time	t <sub>f</sub>			100	150	
Drain-Source Body Diode Characteristics						
Continuous Source-Drain Diode Current	I <sub>S</sub>	T <sub>C</sub> = 25 °C			- 50	A
Pulse Diode Forward Current <sup>a</sup>	I <sub>SM</sub>				- 40	
Body Diode Voltage	V <sub>SD</sub>	I <sub>S</sub> = - 7.7 A		- 0.8	- 1.2	V
Body Diode Reverse Recovery Time	t <sub>rr</sub>	I <sub>F</sub> = - 7.7 A, dI/dt = 100 A/μs, T <sub>J</sub> = 25 °C		60	90	ns
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>			150	225	nC
Reverse Recovery Fall Time	t <sub>a</sub>			46		ns
Reverse Recovery Rise Time	t <sub>b</sub>			14		






Notes:

a. Pulse test; pulse width  $\leq 300\text{ }\mu\text{s}$ , duty cycle  $\leq 2\%$ .

b. Guaranteed by design, not subject to production testing.




Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**TYPICAL CHARACTERISTICS** (25 °C, unless otherwise noted)

**Output Characteristics**

**Transfer Characteristics**

**On-Resistance vs. Drain Current and Gate Voltage**

**Capacitance**

**Gate Charge**

**On-Resistance vs. Junction Temperature**



**TYPICAL CHARACTERISTICS** (25 °C, unless otherwise noted)

**Source-Drain Diode Forward Voltage**

**On-Resistance vs. Gate-to-Source Voltage**

**Threshold Voltage**

**Single Pulse Power, Junction-to-Ambient**


\*  $V_{GS} >$  minimum  $V_{GS}$  at which  $R_{DS(on)}$  is specified

**Safe Operating Area, Junction-to-Ambient**

**TYPICAL CHARACTERISTICS** (25 °C, unless otherwise noted)

**Current Derating\***

**Single Pulse Power, Junction-to-Ambient**

**Single Pulse Avalanche Capability**

\* The power dissipation  $P_D$  is based on  $T_{J(max)} = 150$  °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

**TYPICAL CHARACTERISTICS** (25 °C, unless otherwise noted)


Technical drawing of a lead tip assembly, showing multiple views and dimensions.

**Front View (Left):** Shows the lead tip assembly with dimensions  $E$ ,  $D$ ,  $H$ ,  $L1$ ,  $L2$ ,  $L3$ ,  $L4$ ,  $L5$ ,  $L6$ ,  $L7$ ,  $L8$ ,  $L9$ ,  $L10$ ,  $L11$ ,  $L12$ ,  $L13$ ,  $L14$ ,  $L15$ ,  $L16$ ,  $L17$ ,  $L18$ ,  $L19$ ,  $L20$ ,  $L21$ ,  $L22$ ,  $L23$ ,  $L24$ ,  $L25$ ,  $L26$ ,  $L27$ ,  $L28$ ,  $L29$ ,  $L30$ ,  $L31$ ,  $L32$ ,  $L33$ ,  $L34$ ,  $L35$ ,  $L36$ ,  $L37$ ,  $L38$ ,  $L39$ ,  $L40$ ,  $L41$ ,  $L42$ ,  $L43$ ,  $L44$ ,  $L45$ ,  $L46$ ,  $L47$ ,  $L48$ ,  $L49$ ,  $L50$ ,  $L51$ ,  $L52$ ,  $L53$ ,  $L54$ ,  $L55$ ,  $L56$ ,  $L57$ ,  $L58$ ,  $L59$ ,  $L60$ ,  $L61$ ,  $L62$ ,  $L63$ ,  $L64$ ,  $L65$ ,  $L66$ ,  $L67$ ,  $L68$ ,  $L69$ ,  $L70$ ,  $L71$ ,  $L72$ ,  $L73$ ,  $L74$ ,  $L75$ ,  $L76$ ,  $L77$ ,  $L78$ ,  $L79$ ,  $L80$ ,  $L81$ ,  $L82$ ,  $L83$ ,  $L84$ ,  $L85$ ,  $L86$ ,  $L87$ ,  $L88$ ,  $L89$ ,  $L90$ ,  $L91$ ,  $L92$ ,  $L93$ ,  $L94$ ,  $L95$ ,  $L96$ ,  $L97$ ,  $L98$ ,  $L99$ ,  $L100$ . It includes feature control frames for surface texture ( $Ra$ ), circular runout ( $\phi$ ), and position ( $\square$ ). Datum A is indicated.

**Side View (Top Right):** Shows the lead tip assembly with dimensions  $A$ ,  $B$ ,  $C$ ,  $D$ ,  $E$ ,  $F$ ,  $G$ ,  $H$ ,  $I$ ,  $J$ ,  $K$ ,  $L$ ,  $M$ ,  $N$ ,  $O$ ,  $P$ ,  $Q$ ,  $R$ ,  $S$ ,  $T$ ,  $U$ ,  $V$ ,  $W$ ,  $X$ ,  $Y$ ,  $Z$ . It includes feature control frames for surface texture ( $Ra$ ), circular runout ( $\phi$ ), and position ( $\square$ ). Datum A is indicated.


**Detail A (Bottom Right):** A magnified view of the lead tip assembly, showing dimensions  $A$ ,  $B$ ,  $C$ ,  $D$ ,  $E$ ,  $F$ ,  $G$ ,  $H$ ,  $I$ ,  $J$ ,  $K$ ,  $L$ ,  $M$ ,  $N$ ,  $O$ ,  $P$ ,  $Q$ ,  $R$ ,  $S$ ,  $T$ ,  $U$ ,  $V$ ,  $W$ ,  $X$ ,  $Y$ ,  $Z$ . It includes feature control frames for surface texture ( $Ra$ ), circular runout ( $\phi$ ), and position ( $\square$ ). Datum A is indicated.

**Section B-B and C-C (Bottom Left):** A cross-sectional view of the lead tip assembly, showing dimensions  $A$ ,  $B$ ,  $C$ ,  $D$ ,  $E$ ,  $F$ ,  $G$ ,  $H$ ,  $I$ ,  $J$ ,  $K$ ,  $L$ ,  $M$ ,  $N$ ,  $O$ ,  $P$ ,  $Q$ ,  $R$ ,  $S$ ,  $T$ ,  $U$ ,  $V$ ,  $W$ ,  $X$ ,  $Y$ ,  $Z$ . It includes feature control frames for surface texture ( $Ra$ ), circular runout ( $\phi$ ), and position ( $\square$ ). Datum A is indicated.

**View A-A (Bottom Right):** A cross-sectional view of the lead tip assembly, showing dimensions  $A$ ,  $B$ ,  $C$ ,  $D$ ,  $E$ ,  $F$ ,  $G$ ,  $H$ ,  $I$ ,  $J$ ,  $K$ ,  $L$ ,  $M$ ,  $N$ ,  $O$ ,  $P$ ,  $Q$ ,  $R$ ,  $S$ ,  $T$ ,  $U$ ,  $V$ ,  $W$ ,  $X$ ,  $Y$ ,  $Z$ . It includes feature control frames for surface texture ( $Ra$ ), circular runout ( $\phi$ ), and position ( $\square$ ). Datum A is indicated.

	MILLIMETERS		INCHES	
DIM.	MIN.	MAX.	MIN.	MAX.
D1	6.86	-	0.270	-
E	9.65	10.67	0.380	0.420
E1	6.22	-	0.245	-
e	2.54 BSC		0.100 BSC	
H	14.61	15.88	0.575	0.625
L	1.78	2.79	0.070	0.110
L1	-	1.65	-	0.066
L2	-	1.78	-	0.070
L3	0.25 BSC		0.010 BSC	
L4	4.78	5.28	0.188	0.208

1. Dimensioning and tolerancing per ASME Y14.5M-1994.
2. Dimensions are shown in millimeters (inches).
3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outmost extremes of the plastic body at datum A.
4. Thermal PAD contour optional within dimension E, L1, D1 and E1.
5. Dimension b1 and c1 apply to base metal only.
6. Datum A and B to be determined at datum plane H.
7. Outline conforms to JEDEC outline to TO-263AB.

**RECOMMENDED MINIMUM PADS FOR D<sup>2</sup>PAK: 3-Lead**

Recommended Minimum Pads  
Dimensions in Inches/(mm)



# Disclaimer

All products due to improve reliability, function or design or for other reasons, product specifications and data are subject to change without notice.

Taiwan VBsemi Electronics Co., Ltd., branches, agents, employees, and all persons acting on its or their representatives (collectively, the "Taiwan VBsemi"), assumes no responsibility for any errors, inaccuracies or incomplete data contained in the table or any other any disclosure of any information related to the product.(www.VBsemi.com)

Taiwan VBsemi makes no guarantee, representation or warranty on the product for any particular purpose of any goods or continuous production. To the maximum extent permitted by applicable law on Taiwan VBsemi relinquished: (1) any application and all liability arising out of or use of any products; (2) any and all liability, including but not limited to special, consequential damages or incidental ; (3) any and all implied warranties, including a particular purpose, non-infringement and merchantability guarantee.

Statement on certain types of applications are based on knowledge of the product is often used in a typical application of the general product VBsemi Taiwan demand that the Taiwan VBsemi of. Statement on whether the product is suitable for a particular application is non-binding. It is the customer's responsibility to verify specific product features in the products described in the specification is appropriate for use in a particular application. Parameter data sheets and technical specifications can be provided may vary depending on the application and performance over time. All operating parameters, including typical parameters must be made by customer's technical experts validated for each customer application. Product specifications do not expand or modify Taiwan VBsemi purchasing terms and conditions, including but not limited to warranty herein.

Unless expressly stated in writing, Taiwan VBsemi products are not intended for use in medical, life saving, or life sustaining applications or any other application. Wherein VBsemi product failure could lead to personal injury or death, use or sale of products used in Taiwan VBsemi such applications using client did not express their own risk. Contact your authorized Taiwan VBsemi people who are related to product design applications and other terms and conditions in writing.

The information provided in this document and the company's products without a license, express or implied, by estoppel or otherwise, to any intellectual property rights granted to the VBsemi act or document. Product names and trademarks referred to herein are trademarks of their respective representatives will be all.

## Material Category Policy

**Taiwan VBsemi Electronics Co., Ltd., hereby certify that all of the products are determined to be oHS compliant and meets the definition of restrictions under Directive of the European Parliament 2011/65 / EU, 2011 Nian. 6. 8 Ri Yue restrict the use of certain hazardous substances in electrical and electronic equipment (EEE) - modification, unless otherwise specified as inconsistent.(www.VBsemi.com)**

**Please note that some documents may still refer to Taiwan VBsemi RoHS Directive 2002/95 / EC. We confirm that all products identified as consistent with the Directive 2002/95 / EC European Directive 2011/65 /.**

**Taiwan VBsemi Electronics Co., Ltd. hereby certify that all of its products comply identified as halogen-free halogen-free standards required by the JEDEC JS709A. Please note that some Taiwanese VBsemi documents still refer to the definition of IEC 61249-2-21, and we are sure that all products conform to confirm compliance with IEC 61249-2-21 standard level JS709A.**