




Rad-hard quad LVDS receivers

Datasheet - production data



Features

- LVDS input
- CMOS output
- ANSI TIA/EIA-644 compliant
- 400 Mbps (200 MHz)
- Cold spare on all pins
- Fail-safe function
- 3.3 V operating power supply
- 4.8 V absolute rating
- Power consumption: 43 mW at 3.3 V
- Hermetic package
- Large input common mode: -4 V to +5 V
- · Guaranteed up to 300 krad TID

- SEL immune up to 135 MeV.cm²/mg
- SET/SEU immune up to 32 MeV.cm²/mg

Description

The RHFLVDS32A is a quad, low-voltage differential signaling (LVDS) receiver specifically designed, packaged and qualified for use in aerospace environments in a low-power and fast data transmission standard.

The circuit features an internal fail-safe function to ensure a known state in case of an input short circuit or a floating input.

All pins have cold spare buffers to ensure they are in high impedance when V_{CC} is tied to GND.

Designed on ST's proprietary CMOS process with specific mitigation techniques, the RHFLVDS32A achieves "best in the class" for hardness to total ionization dose and heavy ions.

The RHFLVDS32A can operate over a large temperature range of -55 °C to +125 °C and it is housed in an hermetic Ceramic Flat-16 package.

Table 1. Device summary

Reference	SMD pin	Quality level	Package	Lead finish	Mass	EPPL ⁽¹⁾	Temp. range
RHFLVDS32AK1	-	Engineering model	Ceramic Flat-16	l (÷old		-	-55 °C to 125 °C
RHFLVDS32AK01V	5962F98652	QML-V Flight	Tial-10			Target	125 0

^{1.} EPPL = ESA preferred part list

Contents RHFLVDS32A

Contents

1	Functional description	3
2	Pin configuration	4
3	Maximum ratings and operating conditions	5
4	Radiation	6
5	Electrical characteristics	7
6	Test circuit	9
7	Package information 1 7.1 Ceramic Flat-16 package information 1	
8	Ordering information 1	3
9	Shipping information 1	3
10	Revision history	Δ



1 Functional description

≥1 G G ΕN 12 1B 1A \triangleright 3___1Y 1B 6 2B -2A 5 2Y 7 2B 10 10 ЗА 11___ 3Y ЗΥ 9 3B 3B -14 4A 13 4Y 15 4B 13 15 4B CS06010

Figure 1. Logic diagram and logic symbol

Table 2. Truth table

Differential inputs	Ena	Enables		
A, B	G	G	Υ	
V _{ID} ≥100 mV	Н	X	Н	
V _{ID} ≥100 IIIV	X	L	Н	
100 mV . V . 100 mV	Н	Х	?	
-100 mV < V _{ID} < 100 mV	Х	L	?	
V < 100 mV	Н	Х	L	
V _{ID} ≤-100 mV	X	L	L	
X	L	Н	Z	
Open/Short or terminated	Н	X	Н	
Open/Short or terminated	Х	L	Н	

Note: 1 The G input features an internal pull-up network. The \overline{G} input features an internal pull-down network. If they are floating the circuit is enabled.

- 2 Vid = VIA-VIB
- 3 L = low level, H = high Level, X = irrelevant, Z = high impedance (off). ? = intermediate



Pin configuration RHFLVDS32A

2 Pin configuration

Figure 2. Pin connections (top view)




Table 3. Pin description

Pin number	Symbol	Name and function
2, 6, 10, 14	1A to 4A	Receiver inputs
1, 7, 9, 15	1B to 4B	Negated receiver inputs
3, 5, 11, 13	1Y to 4Y	Receiver outputs
4	G	Enable
12	G	Enable
8	GND	Ground
16	V _{CC} Supply voltage	

3 Maximum ratings and operating conditions

Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

Table 4. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{CC}	Supply voltage ⁽¹⁾	4.8	
Vi	TTL inputs (operating or cold-spare)	-0.3 to 4.8	
V _{IN}	LVDS inputs (operating or cold-spare)	-5 to +6	V
V _{ID}	Differential amplitude on LVDS input (operating or cold-spare)	1	
V _{OUT}	TTL outputs (operating or cold-spare)	-0.3 to 4.8	
T _{stg}	Storage temperature range	-65 to +150	°C
Tj	Maximum junction temperature	+150	O
R _{thjc}	Thermal resistance junction to case (2)	22	°C/W
ESD	HBM: Human body model - All pins excepted LVDS inputs - LVDS inputs vs. GND	2 8	kV
	CDM: Machine model	500	V

^{1.} All voltages, except differential I/O bus voltage, are with respect to the network ground terminal.

Table 5. Operating conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
V _{CC}	Supply voltage	3	3.3	3.6	V
V _{CM}	Static common mode on the receiver	- 4		+ 5	V
T _A	Ambient temperature range	-55		+125	°C



Short-circuits can cause excessive heating. Destructive dissipation can result from short-circuits on the amplifiers.

Radiation RHFLVDS32A

4 Radiation

Total dose (MIL-STD-883 TM 1019)

The products guaranteed in radiation within the RHA QML-V system fully comply with the MIL-STD-883 TM 1019 specification.

The RHFLVDS32A is RHA QML-V, tested and characterized in full compliance with the MIL-STD-883 specification, between 50 and 300 rad/s only (full CMOS technology).

All parameters provided in *Table 7: Electrical characteristics* apply to both pre- and post-irradiation, as follows:

- All test are performed in accordance with MIL-PRF-38535 and test method 1019 of MIL-STD-883 for total ionizing dose (TID).
- The initial characterization is performed in qualification only on both biased and unbiased parts.
- Each wafer lot is tested at high dose rate only, in the worst bias case condition, based on the results obtained during the initial qualification.

Heavy ions

The behavior of the product when submitted to heavy ions is not tested in production. Heavy-ion trials are performed on qualification lots only.

Туре	Characteristics	Value	Unit
TID	High-dose rate (50 - 300 rad/sec) up to:	300	krad
	SEL immune up to: (with a particle angle of 60 ° at 125 °C)	135	
Heavy ions	SEL immune up to: (with a particle angle of 0 ° at 125 °C)	67	MeV.cm²/mg
	SET/SEU immune up to: (at 25 °C)	32	

Table 6. Radiations

5 Electrical characteristics

In *Table 7* below, V_{CC} = 3 V to 3.6 V, capa-load (CL) = 10 pF, typical values are at T_{amb} = +25 °C, min. and max values are at T_{amb} = -55 °C and + 125 °C unless otherwise specified

Table 7. Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
I _{CC}	Total enabled supply current, receivers enabled, not switching	V _{ID} = 400 mV		13	15	mA	
I _{CCZ}	Total disabled supply current, receivers disabled	$V_{ID} = 400 \text{ mV}$ G = GND and $\overline{G} = V_{CC}$			4		
	LVDS input power-off leakage current ⁽¹⁾	V _{CC} = 0 V, V _{IN} = -4 V to 5 V	-60		60		
I _{OFF}	TTL I/O power-off leakage current ⁽¹⁾	$V_{CC} = 0 \text{ V},$ $V_{IN}, G \text{ and } \overline{G} = 3.6 \text{ V},$ $V_{OUT} = 3.6 \text{ V}$	-10		10	μА	
V _{IH}	Enable threshold high level	G and G inputs	2		V _{CC}	V	
V _{IL}	Enable threshold low level	G and G inputs	GND		0.8	\ \	
I _{IH}	High level input current	G and \overline{G} inputs $V_{CC} = 3.6 \text{ V}, V_{IN} = V_{CC}$	-10		10		
I _{IL}	Low level input current	G and \overline{G} inputs $V_{CC} = 3.6 \text{ V}, V_{IN} = 0$	-10		μA 10		
V	Differential input low threshold	V _{CM} = 1.2 V			-100		
V_{TL}	Differential input low tiffeshold	-4 V < V _{CM} < +5 V			-130	m\/	
\ <u>/</u>	Differential inner think three hold	V _{CM} = 1.2 V	100			- mV	
V_{TH}	Differential input high threshold	-4 V < V _{CM} < +5 V	130				
V _{CL}	TTL input clamp voltage	I _{CL} = 18 mA			1.5	.,	
V _{CMR}	Common mode voltage range	V _{ID} = 200 mVp-p	- 4		+5	V	
V _{CMREJ}	Common mode rejection ⁽²⁾	F = 10 MHz		300		mVp-p	
I _{ID}	Differential input current	V _{ID} = 400 mVp-p	-10		10		
I _{ICM}	Common mode input current	V _{IC} = - 4 V to + 5 V	-70		70	μΑ	
V _{OH}	Output voltage high	$I_{OH} = -0.4 \text{ mA}, V_{CC} = 3 \text{ V}$	2.7			V	
V _{OL}	Output voltage low	I _{OL} = 2 mA, V _{CC} = 3 V			0.25]	
I _{OS}	Output short-circuit current	V _{OUT} = 0 V	-90		-30	mA	
I _{OZ}	Output tri-state current	Disabled, V _{OUT} = 0 V or V _{CC}	-10		10	μΑ	
C _{IN}	Input capacitance	On each LVDS input vs. GND		3		pF	
R _{out}	Output resistance			45		Ω	



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{PHLD}	Propagation delay time, high to low output	V _{ID} = 200 mVp-p, input pulse	1		2.5	no
t _{PLHD}	Propagation delay time, low to high output	from 1.1 V to 1.3 V, V _{CM} = 1.2 V Load: refer to <i>Figure 3</i>	1		2.5	ns
t _{SK1}	Channel to channel skew ⁽³⁾				0.25	
t _{SK2}	Chip to chip skew ⁽⁴⁾⁽⁵⁾	V _{ID} = 200 mVp-p			0.7	
t _{SKD}	Differential skew ⁽⁶⁾ (t _{PHLD} -t _{PLHD})	Load: refer to <i>Figure 3</i>			0.3	
t _r	Output signal rise time	Load: refer to <i>Figure 3</i>		0.9		
t _f	Output signal fall time	Load. Telef to Figure 3		0.9		
t _{PLZ}	Propagation delay time, low level to high impedance output				3.8	ns
t _{PHZ}	Propagation delay time, high level to high impedance output	Lands refer to Figure 4			3.8	
t _{PZH}	Propagation delay time, high impedance to high level output	Load: refer to <i>Figure 4</i>			3.8	
t _{PZL}	Propagation delay time, high impedance to low level output				3.8	
t _{D1}	Fail-safe to active time			1		0
t _{D2}	Active to fail-safe time			1		μs

Table 7. Electrical characteristics (continued)

- 1. All pins except pin under test and V_{CC} are floating.
- 2. Guaranteed by characterization on the bench.
- t_{SK1} is the maximum delay time difference between all outputs of the same device (measured with all inputs connected together).
- t_{SK2} is the maximum delay time difference between outputs of all devices when they operate with the same supply voltage, at the same temperature.
- 5. Guaranteed by design. t_{SKD} is the maximum delay time difference between t_{PHLD}-t_{PLHD}
- 6. t_{SKD} is the maximum delay time difference between t_{PHLD} and t_{PLHD}, see *Figure 3*.

Cold sparing

The RHFLVDS32A features a cold spare input and output buffer. In high reliability applications, cold sparing enables a redundant device to be tied to the data bus with its power supply at 0 V (V_{CC} = GND) without affecting the bus signals or injecting current from the I/Os to the power supplies. Cold sparing also allows redundant devices to be kept powered off so that they can be switched on only when required. This has no impact on the application. Cold sparing is achieved by implementing a high impedance between the I/Os and V_{CC} . The ESD protection is ensured through a non-conventional dedicated structure.

Fail-safe

In many applications, inputs need a fail-safe function to avoid an uncertain output state when the inputs are not connected properly. In case of an LVDS input short circuit or floating inputs, the TTL outputs remain in stable logic-high state.

8/15 DocID025371 Rev 5

RHFLVDS32A Test circuit

6 Test circuit

VIA VIB VID Receiver

VIA VIB VID Receiver

Figure 3. Timing test circuit and waveform

^{1.} All input pulses are supplied by a generator with the following characteristics: t_r or $t_f \le 1$ ns, f=1 MHz, $Z_O=50$ Ω , and duty cycle = 50%.

^{2.} The product is guaranteed in test with CL = 10 pF

Test circuit RHFLVDS32A




Figure 4. Enable and disable time test circuit and waveform

^{1.} All input pulses (including G and \overline{G}) are supplied by a generator with the following characteristics: t_r or $t_f \le 1$ ns, t_G or $t_{\overline{G}} = 500$ kHz, and pulse width G or $t_{\overline{G}} = 500$ ns.

^{2.} The product is guaranteed in test with CL = 10 pF

7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: www.st.com. ECOPACK is an ST trademark.



Package information RHFLVDS32A


7.1 Ceramic Flat-16 package information

Figure 5. Ceramic Flat 16 package mechanical drawing

1. The upper metallic lid is electrically connected to ground.

Table 8. Ceramic Flat 16 package mechanical data

			Dimer	nsions		
Ref.		Millimeters			Inches	
	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	2.31		2.72	0.091		0.107
b	0.38		0.48	0.015		0.019
С	0.10		0.18	0.004		0.007
D	9.75		10.13	0.384		0.399
E	6.75		7.06	0.266		0.278
E2		4.32			0.170	
E3	0.76			0.030		
е		1.27			0.050	
L	6.35		7.36	0.250		0.290
Q	0.66		1.14	0.026		0.045
S1	0.13			0.005		



Ordering information 8

Table 9. Order codes

Order code	Description	Temp. range	Package	Marking ⁽¹⁾	Packing	
RHFLVDS32AK1	Engineering model	-55 °C to	Ceramic Flat-16	RHFLVDS32AK1	Strip pack	
RHFLVDS32AK01V	QML-V flight	125 0	Tial-10	5962F9865207VZC	pack	

- Specific marking only. Complete marking includes the following: SMD pin (on QML-V flight only)

 - ST logo Date code (date the package was sealed) in YYWWA (year, week, and lot index of week)

 - QML logo (Q or V) Country of origin (FR = France).

Note:

Contact your ST sales office for information regarding the specific conditions for products in die form and QML-Q versions.

Shipping information 9

Date code

The date code is structured as follows:

- Engineering model: EM xyywwz
- QML flight model: FM yywwz

Where:

x = 3 (EM only), assembly location Rennes (France)

yy = last two digits of the year

ww = week digits

z = lot index of the week

Revision history RHFLVDS32A

10 Revision history

Table 10. Document revision history

Date	Revision	Changes
29-Oct-2013	1	Initial release
30-Oct-2014	2	 Updated production status and marking information relative to order code RHFLVDS32AK01V in Table 1: Device summary and Table 9: Order codes. Removed row regarding CL parameter from Table 5: Operating conditions. Changed title of Section 4 to "Radiation" and moved Electrical characteristics to Section 5.
04-Mar-2015	3	 Added V_{OUT} to Table 4: Absolute maximum ratings. Added V_{CL} to Table 7: Electrical characteristics.
28-Apr-2017	4	- Table 1: Device summary: added mass value.
10-Nov-2023	5	- Added V _{IN} and V _{ID} in <i>Table 4: Absolute maximum ratings</i> .

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

