

NDH832P

P-Channel Enhancement Mode Field Effect Transistor



General Description

These P-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance and provide superior switching performance. These devices are particularly suited for low voltage applications such as notebook computer power management and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

2

Features

- -4.2A, -20V. $R_{DS(ON)} \approx 0.06\Omega$ @ $V_{GS} = -4.5V$
 $R_{DS(ON)} \approx 0.08\Omega$ @ $V_{GS} = -2.7V$.
- High density cell design for extremely low $R_{DS(ON)}$.
- Enhanced SuperSOT™-8 small outline surface mount package with high power and current handling capability.



Absolute Maximum Ratings $T_A = 25^\circ C$ unless otherwise noted

Symbol	Parameter	NDH832P	Units
V_{DSS}	Drain-Source Voltage	-20	V
V_{GSS}	Gate-Source Voltage	-8	V
I_D	Drain Current - Continuous	-4.2	A
	- Pulsed	-15	
P_D	Maximum Power Dissipation	1.8	W
		1	
		0.9	
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to 150	°C

THERMAL CHARACTERISTICS

$R_{θJA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	70	°C/W
$R_{θJC}$	Thermal Resistance, Junction-to-Case (Note 1)	20	°C/W

Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
OFF CHARACTERISTICS						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0 \text{ V}, I_D = -250 \mu\text{A}$	-20			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}} = -16 \text{ V}, V_{\text{GS}} = 0 \text{ V}$ $T_J = 55^\circ\text{C}$			-1	μA
I_{GSSF}	Gate - Body Leakage, Forward	$V_{\text{GS}} = 8 \text{ V}, V_{\text{DS}} = 0 \text{ V}$			100	nA
I_{GSSR}	Gate - Body Leakage, Reverse	$V_{\text{GS}} = -8 \text{ V}, V_{\text{DS}} = 0 \text{ V}$			-100	nA

ON CHARACTERISTICS (Note 2)

V_{GSM}	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}, I_D = -250 \mu\text{A}$ $T_J = 125^\circ\text{C}$	-0.4	-0.7	-1	V
			-0.3	-0.5	-0.8	
$R_{\text{DS(on)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = -4.5 \text{ V}, I_D = -4.2 \text{ A}$ $T_J = 125^\circ\text{C}$		0.045	0.06	Ω
		$V_{\text{GS}} = -2.7 \text{ V}, I_D = -3.7 \text{ A}$		0.063	0.12	
		$V_{\text{GS}} = -4.5 \text{ V}, V_{\text{DS}} = -5 \text{ V}$ $V_{\text{GS}} = -2.7 \text{ V}, V_{\text{DS}} = -5 \text{ V}$	-15			
$I_{\text{D(on)}}$	On-State Drain Current		-5			A
g_{fs}	Forward Transconductance	$V_{\text{DS}} = -10 \text{ V}, I_D = -4.2 \text{ A}$		9		S

DYNAMIC CHARACTERISTICS

C_{iss}	Input Capacitance	$V_{\text{DS}} = -10 \text{ V}, V_{\text{GS}} = 0 \text{ V}, f = 1.0 \text{ MHz}$	1000		pF
C_{oss}	Output Capacitance		530		pF
C_{rss}	Reverse Transfer Capacitance		180		pF

SWITCHING CHARACTERISTICS (Note 2)

$t_{\text{D(on)}}$	Turn - On Delay Time	$V_{\text{DD}} = -5 \text{ V}, I_D = -1 \text{ A}, V_{\text{GEN}} = -4.5 \text{ V}, R_{\text{GEN}} = 6 \Omega$	13	20	ns
t_r	Turn - On Rise Time		53	70	ns
$t_{\text{D(off)}}$	Turn - Off Delay Time		60	80	ns
t_f	Turn - Off Fall Time		33	40	ns
Q_g	Total Gate Charge	$V_{\text{DS}} = -10 \text{ V}, I_D = -4.2 \text{ A}, V_{\text{GS}} = -4.5 \text{ V}$	18	30	nC
Q_{gs}	Gate-Source Charge		1.2		nC
Q_{gd}	Gate-Drain Charge		6		nC

Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)


Symbol	Parameter	Conditions	Min	Typ	Max	Units
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS						
I_S	Maximum Continuous Drain-Source Diode Forward Current				-1.5	A
V_{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}$, $I_S = -1.5 \text{ A}$ (Note 2)		-0.75	-1.2	V

Notes:

1. R_{J-C} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{J-C} is guaranteed by design while R_{G-A} is determined by the user's board design.

$$P_D(t) = \frac{T_J - T_A}{R_{G-A}(t)} = \frac{I_F - I_A}{R_{G-A} + R_{J-C}(t)} = I_D^2(t) \times R_{DS(ON)} @ T_J$$

Typical R_{J-C} using the board layouts shown below on 4.5" x 5" FR-4 PCB in a still air environment:



Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2.0\%$.

Typical Electrical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Gate Voltage and Drain Current.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Drain Current and Temperature.




Figure 5. Transfer Characteristics.




Figure 6. Gate Threshold Variation with Temperature.

Typical Electrical Characteristics




Figure 7. Breakdown Voltage Variation with Temperature.




Figure 8. Body Diode Forward Voltage Variation with Current and Temperature.




Figure 9. Capacitance Characteristics.




Figure 10. Gate Charge Characteristics.




Figure 11. Transconductance Variation with Drain Current and Temperature.

Typical Thermal Characteristics




Figure 12. SOT-8 Maximum Steady-State Power Dissipation versus Copper Mounting Pad Area.




Figure 13. Maximum Steady-State Drain Current versus Copper Mounting Pad Area.




Figure 14. Maximum Safe Operating Area.




Figure 15. Transient Thermal Response Curve.

Note: Thermal characterization performed using the conditions described in note 1c. Transient thermal response will change depending on the circuit board design.