SCLS518A - AUGUST 2003 - REVISED APRIL 2008

- Qualified for Automotive Applications
- ESD Protection Exceeds 1500 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Wide Operating Voltage Range of 2 V to 6 V
- Outputs Can Drive Up To 10 LSTTL Loads
- Low Power Consumption, 80-µA Max I<sub>CC</sub>
- Typical t<sub>pd</sub> = 13 ns
- ±4-mA Output Drive at 5 V
- Low Input Current of 1 μA Max
- Complementary Outputs
- Direct Overriding Load (Data) Inputs
- Gated Clock Inputs
- Parallel-to-Serial Data Conversion

#### description/ordering information

The SN74HC165 is an 8-bit parallel-load shift register that, when clocked, shift the data toward a serial ( $Q_H$ ) output. Parallel-in access to each stage is provided by eight individual direct data (A–H) inputs that are enabled by a low level at the shift/load (SH/LD) input. The SN74HC165 also features a clock-inhibit (CLK INH) function and a complementary serial ( $\overline{Q}_H$ ) output.

Clocking is accomplished by a low-to-high transition of the clock (CLK) input while SH/LD is held high and CLK INH is held low. The functions of CLK and CLK INH are interchangeable. Since a low CLK and a low-to-high transition of CLK INH also accomplish clocking, CLK INH should be changed to the high level only while CLK is high. Parallel loading is inhibited when SH/LD is held high. While SH/LD is low, the parallel inputs to the register are enabled independently of the levels of the CLK, CLK INH, or serial (SER) inputs.

#### **ORDERING INFORMATION<sup>†</sup>**

TA	PACKAG	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
4000 1- 40500	SOIC – D	Tape and reel	SN74HC165QDRQ1	HC165Q1
–40°C to 125°C	TSSOP – PW	Tape and reel	SN74HC165QPWRQ1	HC165Q1

<sup>†</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.

<sup>‡</sup> Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2008, Texas Instruments Incorporated



SCLS518A - AUGUST 2003 - REVISED APRIL 2008

	FUNCTION TABLE											
	INPUT											
SH/LD	CLK	FUNCTION										
L	Х	Х	Parallel load									
н	Н	Х	No change									
н	Х	Н	No change									
н	L	$\uparrow$	Shift <sup>†</sup>									
н	$\uparrow$	L	Shift <sup>†</sup>									


<sup>†</sup> Shift = content of each internal register shifts toward serial output Q<sub>H</sub>. Data at SER is shifted into the first register.



#### logic diagram (positive logic)



SCLS518A - AUGUST 2003 - REVISED APRIL 2008



typical shift, load, and inhibit sequence



#### SCLS518A – AUGUST 2003 – REVISED APRIL 2008

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input clamp current, $I_{IK}$ (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub> ) (see Note 1) .	
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) (see Note 1	
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	
Continuous current through V <sub>CC</sub> or GND	
Package thermal impedance, θJA (see Note 2): D package	
PW package	e 108°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>+</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 3)

			MIN	NOM	MAX	UNIT	
VCC	Supply voltage		2	5	6	V	
		$V_{CC} = 2 V$	1.5				
VIH	High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15			V	
		VCC = 6 V	4.2				
		$V_{CC} = 2 V$			0.5		
VIL	Low-level input voltage	V <sub>CC</sub> = 4.5 V			1.35	V	
		VCC = 6 V			1.8		
$\vee_{I}$	Input voltage		0		VCC	V	
VO	Output voltage		0		VCC	V	
		$V_{CC} = 2 V$			1000		
$\Delta t / \Delta v^{\ddagger}$	Input transition rise/fall time	$V_{CC} = 4.5 V$			500	ns	
		V <sub>CC</sub> = 6 V			400		
Т <sub>А</sub>	Operating free-air temperature		-40		125	°C	

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

If this device is used in the threshold region (from V<sub>IL</sub>max = 0.5 V to V<sub>IH</sub>min = 1.5 V), there is a potential to go into the wrong state from induced grounding, causing double clocking. Operating with the inputs at t<sub>t</sub> = 1000 ns and V<sub>CC</sub> = 2 V does not damage the device; however, functionally, the CLK inputs are not ensured while in the shift, count, or toggle operating modes.



SCLS518A - AUGUST 2003 - REVISED APRIL 2008

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS		Vcc	Т	A = 25°C	;			
PARAMETER	TEST CONDITIO	JNS	VCC	MIN	TYP	MAX	MIN	MAX	UNIT
			2 V	1.9	1.998		1.9		
	VI = VIH or VIL	I <sub>OH</sub> = -20 μA	4.5 V	4.4	4.499		4.4		
VOH			6 V	5.9	5.999		5.9		V
		$I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.3		3.7		
		I <sub>OH</sub> = -5.2 mA	6 V	5.48	5.8		5.2		
		I <sub>OL</sub> = 20 μA	2 V		0.002	0.1		0.1	
			4.5 V		0.001	0.1		0.1	
VOL	$V_{I} = V_{IH} \text{ or } V_{IL}$		6 V		0.001	0.1		0.1	V
		$I_{OL} = 4 \text{ mA}$	4.5 V		0.17	0.26		0.4	
		I <sub>OL</sub> = 5.2 mA	6 V		0.15	0.26		0.4	
l	AI = ACC  or  0		6 V		±0.1	±100		±1000	nA
ICC	$V_{I} = V_{CC} \text{ or } 0,$	IO = 0	6 V			8		160	μA
Ci			2 V to 6 V		3	10		10	pF



SCLS518A - AUGUST 2003 - REVISED APRIL 2008

## timing requirements over recommended operating free-air temperature range (unless otherwise noted)

				T <sub>A</sub> =	25°C			
			VCC	MIN	MAX	MIN	MAX	UNIT
			2 V		6		4.2	
fclock	Clock frequency		4.5 V		31		21	MHz
			6 V		36		25	
			2 V	80		120		
		SH/LD low		16		24		
	Dulas duration			14		20		~~
tw	Pulse duration		2 V	80		120		ns
		CLK high or low	4.5 V	16		24		
				14		20		
			2 V	80		120		
		SH/LD high before CLK↑		16		24		
				14		20		
		SER before CLK↑		40		60		
				8		12		
				7		10		
		CLK INH low before CLK1		100		150		
t <sub>su</sub>	Setup time			20		30		ns
				17		25		
			2 V	40		60		
		CLK INH high before CLK↑	4.5 V	8		12		
			6 V	7		10		
			2 V	100		150		
		Data before SH/LD $\downarrow$	4.5 V	20		30		
			6 V	17		26		
			2 V	5		5		
		SER data after CLK <sup>↑</sup>	4.5 V	5		5		
+.	Hold time			5		5		ns
th				5		5		
		PAR data after SH/LD $\downarrow$	4.5 V	5		5		
			6 V	5		5		



SCLS518A - AUGUST 2003 - REVISED APRIL 2008

# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


DADAMETED	FROM	то		T,	<b>₄ = 25°C</b>	;		MAY	
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	UNIT
			2 V	6	13		4.2		
fmax			4.5 V	31	50		21		MHz
			6 V	36	62		25		
			2 V		80	150		225	
	SH/LD	Q <sub>H</sub> or Q <sub>H</sub>	4.5 V		20	30		45	ns
			6 V		16	26		38	
	CLK		2 V		75	150		225	
<sup>t</sup> pd		$Q_H \text{ or } \overline{Q}_H$	4.5 V		15	30		45	
·			6 V		13	26		38	
			2 V		75	150		225	
	н	Q <sub>H</sub> or Q <sub>H</sub>	4.5 V		15	30		45	
			6 V		13	26		38	
			2 V		38	75		110	
tt		Any	4.5 V		8	15		22	ns
			6 V		6	13		19	

#### operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load	75	pF



SCLS518A - AUGUST 2003 - REVISED APRIL 2008



#### PARAMETER MEASUREMENT INFORMATION

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub> = 6 ns, t<sub>f</sub> = 6 ns.
- C. For clock inputs, f<sub>max</sub> is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time with one input transition per measurement.

E. tPLH and tPHL are the same as tpd.

#### Figure 1. Load Circuit and Voltage Waveforms





11-Apr-2013

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
SN74HC165QDRQ1	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC165QQ1	Samples
SN74HC165QPWRG4Q1	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC165Q1	Samples
SN74HC165QPWRQ1	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC165Q1	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

## PACKAGE OPTION ADDENDUM

11-Apr-2013

#### OTHER QUALIFIED VERSIONS OF SN74HC165-Q1 :

Catalog: SN74HC165

- Enhanced Product: SN74HC165-EP
- Military: SN54HC165

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications

## PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC165QPWRG4Q1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HC165QPWRQ1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

14-Mar-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC165QPWRG4Q1	TSSOP	PW	16	2000	367.0	367.0	35.0
SN74HC165QPWRQ1	TSSOP	PW	16	2000	367.0	367.0	35.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

## D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## **PW0016A**



## **PACKAGE OUTLINE**

#### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



## PW0016A

## **EXAMPLE BOARD LAYOUT**

#### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## PW0016A

## **EXAMPLE STENCIL DESIGN**

#### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated