

# Gate Drivers, High-Speed, Low-Side, Dual 4-A

# FAN3223/FAN3224/FAN3225

#### Description

The FAN3223-25 family of dual 4 A gate drivers is designed to drive N-channel enhancement-mode MOSFETs in low-side switching applications by providing high peak current pulses during the short switching intervals. The driver is available with either TTL or CMOS input thresholds. Internal circuitry provides an under-voltage lockout function by holding the output LOW until the supply voltage is within the operating range. In addition, the drivers feature matched internal propagation delays between A and B channels for applications requiring dual gate drives with critical timing, such as synchronous rectifiers. This also enables connecting two drivers in parallel to effectively double the current capability driving a single MOSFET.

The FAN322X drivers incorporate MillerDrive<sup>™</sup> architecture for the final output stage. This bipolar–MOSFET combination provides high current during the Miller plateau stage of the MOSFET turn–on / turn–off process to minimize switching loss, while providing rail–to–rail voltage swing and reverse current capability.

The FAN3223 offers two inverting drivers and the FAN3224 offers two non-inverting drivers. Each device has dual independent enable pins that default to ON if not connected. In the FAN3225, each channel has dual inputs of opposite polarity, which allows configuration as non-inverting or inverting with an optional enable function using the second input. If one or both inputs are left unconnected, internal resistors bias the inputs such that the output is pulled LOW to hold the power MOSFET OFF.

#### **Features**

- Industry-Standard Pinouts
- 4.5 V to 18 V Operating Range
- 5 A Peak Sink/Source at V<sub>DD</sub> = 12 V
- 4.3 A Sink / 2.8 A Source at  $V_{OUT} = 6 \text{ V}$
- Choice of TTL or CMOS Input Thresholds
- Three Versions of Dual Independent Drivers:
  - ◆ Dual Inverting + Enable (FAN3223)
  - ◆ Dual Non-Inverting + Enable (FAN3224)
  - ◆ Dual-Inputs (FAN3225)
- Internal Resistors Turn Driver Off If No Inputs
- MillerDrive Technology
- 12 ns / 9 ns Typical Rise/Fall Times (2.2 nF Load)
- Under 20 ns Typical Propagation Delay Matched within 1 ns to the Other Channel

1


- Double Current Capability by Paralleling Channels
- 8-Lead SOIC and 8-Lead SOIC Exposed Pad Package
- Rated from -40°C to +125°C Ambient
- Automotive Qualified to AEC-Q100
- These are Pb-Free Devices



SOIC8 CASE 751EB

SOIC-8 EP CASE 751AC

#### MARKING DIAGRAMS





XXX = Specific Device Code

A = Assembly Lot Code

Y = Year

WW = Work Week

= Pb-Free Package

\$Y = onsemi Logo Graphic

&Z = Assembly Plant Code

&2 = 2-Digit Date Code (Year and Week)

&K = 2-Digit Lot Run Traceability Code

(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 21 of this data sheet

NOTE: Some of the devices on this data sheet have been **DISCONTINUED**. Please refer to the table on page 21.


#### **Applications**

- Switch-Mode Power Supplies
- High-Efficiency MOSFET Switching
- Synchronous Rectifier Circuits
- DC-to-DC Converters
- Motor Control
- Automotive-Qualified Systems

#### **Related Resources**

 AN-6069 - Application Review and <u>Comparative Evaluation of Low-Side Gate</u> Drivers

#### **PACKAGE OUTLINES**










Figure 2. SOIC-8-EP (Top View)

#### THERMAL CHARACTERISTICS (Note 1)

Package	Θ <sub>L</sub> (Note 2)	<b>⊕JT</b> (Note 3)	Θ <sub>JA</sub> (Note 4)	Ψ <sub>JB</sub> (Note 5)	Ψ <sub>JT</sub> (Note 6)	Unit
8-Pin Small Outline Integrated Circuit (SOIC)	38	29	87	41	2.3	°C/W
8-Pin Small Outline Integrated Circuit with Exposed Pad (SOIC-EP)	5.1	75	40	5.1	7	°C/W

- 1. Estimates derived from thermal simulation; actual values depend on the application.
- Theta\_JL (Θ<sub>JL</sub>): Thermal resistance between the semiconductor junction and the bottom surface of all the leads (including any thermal pad)
  that are typically soldered to a PCB.
- 3. Theta\_JT (Θ<sub>JT</sub>): Thermal resistance between the semiconductor junction and the top surface of the package, assuming it is held at a uniform temperature by a top-side heatsink.
- Theta\_JA (ΘJA): Thermal resistance between junction and ambient, dependent on the PCB design, heat sinking, and airflow. The value given is for natural convection with no heatsink using a 2S2P board, as specified in JEDEC standards JESD51-2, JESD51-5, and JESD51-7, as appropriate.
- 5. Psi\_JB (Ψ<sub>JB</sub>): Thermal characterization parameter providing correlation between semiconductor junction temperature and an application circuit board reference point for the thermal environment defined in Note 4. For the SOIC–8–EP package, the board reference is defined as the PCB copper connected to the thermal pad and protruding from either end of the package. For the SOIC–8 package, the board reference is defined as the PCB copper adjacent to pin 6.
- 6. Psi\_JT (\Pu\_{JT}): Thermal characterization parameter providing correlation between the semiconductor junction temperature and the center of the top of the package for the thermal environment defined in Note 4.








Figure 3. Pin Assignment

# **PIN DEFINITIONS**

Name	Pin Description
ENA	Enable Input for Channel A. Pull pin LOW to inhibit driver A. ENA has TTL thresholds for both TTL and CMOS INx threshold
ENB	Enable Input for Channel B. Pull pin LOW to inhibit driver B. ENB has TTL thresholds for both TTL and CMOS INx threshold
GND	Ground. Common ground reference for input and output circuits
INA	Input to Channel A
INA+	Non-Inverting Input to Channel A. Connect to VDD to enable output
INA-	Inverting Input to Channel A. Connect to GND to enable output
INB	Input to Channel B
INB+	Non-Inverting Input to Channel B. Connect to VDD to enable output
INB-	Inverting Input to Channel B. Connect to GND to enable output
OUTA	Gate Drive Output A: Held LOW unless required input(s) are present and V <sub>DD</sub> is above UVLO threshold
OUTB	Gate Drive Output B: Held LOW unless required input(s) are present and V <sub>DD</sub> is above UVLO threshold
OUTA	Gate Drive Output A (inverted from the input): Held LOW unless required input is present and V <sub>DD</sub> is above UVLO threshold
OUTB	Gate Drive Output B (inverted from the input): Held LOW unless required input is present and V <sub>DD</sub> is above UVLO threshold
VDD	Supply Voltage. Provides power to the IC

# **OUTPUT LOGIC**

FAN	FAN3223 (x = A or B)			FAN3224 (x = A or B)			FAN	13225 (x = A o	r B)
ENx	INx	OUTx		ENx	INx	OUTx	INx+	INx-	OUTx
0	0	0		0	0 (Note 7)	0	0 (Note 7)	0	0
0	1 (Note 7)	0		0	1	0	0 (Note 7)	1 (Note 7)	0
1 (Note 7)	0	1		1 (Note 7)	0 (Note 7)	0	1	0	1
1 (Note 7)	1 (Note 7)	0		1 (Note 7)	1	1	1	1 (Note 7)	0

<sup>7.</sup> Default input signal if no external connection is made.

# **BLOCK DIAGRAMS**




Figure 4. FAN3223 Block Diagram




Figure 5. FAN3224 Block Diagram




Figure 6. FAN3225 Block Diagram

# **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Min	Max	Unit
$V_{DD}$	VDD to PGND	-0.3	20.0	V
V <sub>EN</sub>	ENA and ENB to GND	GND - 0.3	V <sub>DD</sub> + 0.3	V
V <sub>IN</sub>	INA, INA+, INA-, INB, INB+ and INB- to GND	GND - 0.3	V <sub>DD</sub> + 0.3	V
V <sub>OUT</sub>	OUTA and OUTB to GND DC	GND - 0.3	V <sub>DD</sub> + 0.3	V
TL	Lead Soldering Temperature (10 Seconds)		+260	°C
TJ	Junction Temperature	-55	+150	°C
T <sub>STG</sub>	Storage Temperature	-65	+150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

# **RECOMMENDED OPERATING CONDITIONS**

Symbol	Para	Min	Max	Unit	
$V_{DD}$	Supply Voltage Range	4.5	18.0	V	
$V_{DD}$	Supply Voltage Range (FAN3224TU	9.5	18.0	V	
V <sub>EN</sub>	Enable Voltage ENA and ENB	0	$V_{DD}$	V	
V <sub>IN</sub>	Input Voltage INA, INA+, INA-, INB,	0	$V_{DD}$	V	
V <sub>OUT</sub>	OUTA and OUTB to GND	Repetitive Pulse < 200 ns	-2.0	V <sub>DD</sub> + 0.3	V
T <sub>A</sub>	Operating Ambient Temperature	-40	+125	°C	

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

# **ELECTRICAL CHARACTERISTICS**

(Unless otherwise noted,  $V_{DD}$  = 12 V,  $T_J$  = -40°C to +125°C. Currents are defined as positive into the device and negative out of the device.)

Symbol	Parameter	Characteristic	Min	Тур	Max	Unit
SUPPLY [FA	N322xT(MX/M1X)-F085, FAN322xC	MX-F085]		•		
V <sub>DD</sub>	Operating Range		4.5		18.0	٧
I <sub>DD</sub>	Supply Current, Inputs /	All Except FAN3225C		0.70	1.20	mA
	EN Not Connected	FAN3225C (Note 8)		0.21	0.35	mA
V <sub>ON</sub>	Turn-On Voltage	INA = ENA = V <sub>DD</sub> , INB = ENB = 0 V	3.4	3.9	4.5	V
V <sub>OFF</sub>	Turn-Off Voltage	INA = ENA = V <sub>DD</sub> , INB = ENB = 0 V	3.2	3.7	4.3	V
SUPPLY [FA	N3224TU(MX/M1X)-F085 (Modified	UVLO Version)]				
$V_{DD}$	Operating Range		9.5		18.0	V
I <sub>DD</sub>	Supply Current, Inputs / EN Not Connected			0.70	1.20	mA
V <sub>ON</sub>	Turn-On Voltage	INA = ENA = V <sub>DD</sub> , INB = ENB = 0 V	8.0	9.1	10.2	V
V <sub>OFF</sub>	Turn-Off Voltage	INA = ENA = V <sub>DD</sub> , INB = ENB = 0 V	7.0	8.2	9.3	V
NPUTS [FAI	N322xT(MX/M1X)-F085, FAN3224TU	U(MX/M1X)-F085]				
V <sub>INL_T</sub>	INx Logic LOW Threshold		0.8	1.2		V
V <sub>INH_T</sub>	INx Logic HIGH Threshold			1.6	2.0	V
V <sub>HYS_T</sub>	TTL Logic Hysteresis Voltage		0.1	0.4	0.9	V
I <sub>INx_T</sub>	Non-inverting Input Current	IN = 0 V	-1.5		1.5	μΑ
I <sub>INx_T</sub>	Non-inverting Input Current	$IN = V_{DD}$	80	120	175	μΑ
I <sub>INx_T</sub>	Inverting Input Current	IN = 0 V	-175	-120	-90	μΑ
I <sub>INx_T</sub>	Inverting Input Current	$IN = V_{DD}$	-1.5		1.5	μΑ
NPUTS [FAI	N322xCMX-F085]					
V <sub>INL_C</sub>	INx Logic Low Threshold		30	38		%V <sub>DD</sub>
V <sub>INH_C</sub>	INx Logic High Threshold			55	70	%V <sub>DD</sub>
V <sub>HYS_C</sub>	CMOS Logic Hysteresis Voltage			17		%V <sub>DD</sub>
I <sub>INx_T</sub>	Non-Inverting Input Current	IN = 0 V	-1.5		1.5	μΑ
I <sub>INx_T</sub>	Non-Inverting Input Current	IN = V <sub>DD</sub>	90	120	175	μΑ
I <sub>INx_T</sub>	Inverting Input Current	IN = 0 V	-175	-120	-90	μΑ
I <sub>INx_T</sub>	Inverting Input Current	$IN = V_{DD}$	-1.5		1.5	μΑ
NABLE [FA	N3223(C/T)MX-F085, FAN3224(C/T	/TU)(MX/M1X)-F085]				
V <sub>ENL</sub>	Enable Logic Low Threshold	EN from 5 V to 0 V	0.8	1.2		V
$V_{ENH}$	Enable Logic High Threshold	EN from 0 V to 5 V		1.6	2.0	٧
V <sub>HYS_T</sub>	TTL Logic Hysteresis Voltage (Note 10)			0.4		V
R <sub>PU</sub>	Enable Pull-Up Resistance (Note 10)			100		kΩ
t <sub>D3</sub>	EN to Output Propagation	0 V to 5 V EN, 1 V/ns Slew Rate	6	17	34	ns
t <sub>D4</sub>	Delay (Note 11)	5 V to 0 V EN, 1 V/ns Slew Rate	6	19	31	ns

#### **ELECTRICAL CHARACTERISTICS**

(Unless otherwise noted,  $V_{DD} = 12 \text{ V}$ ,  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . Currents are defined as positive into the device and negative out of the device.)

Symbol	Parameter	Characteristic	Min	Тур	Max	Unit
OUTPUTS [A	II Except for FAN3225(C/T)MX-F0				•	•
t <sub>RISE</sub>	Output Rise Time (Note 12)	C <sub>LOAD</sub> = 2200 pF		12	20	ns
t <sub>FALL</sub>	Output Fall Time (Note 12)	C <sub>LOAD</sub> = 2200 pF		9	17	ns
t <sub>DEL.MATCH</sub>	Propagation Matching Between Channels	INA = INB, OUTA and OUTB at 50% Point		2	4	ns
I <sub>RVS</sub>	Output Reverse Current Withstand (Note 10)			500		mA
t <sub>D1,</sub> t <sub>D2</sub>	Output Propagation Delay, CMOS Inputs (Note 12)	0 – 12 V <sub>IN</sub> , 1 V/ns Slew Rate	9	18	34	ns
$t_{D1}$ , $t_{D2}$	Output Propagation Delay, TTL Inputs (Note 12)	0 – 5 V <sub>IN</sub> , 1 V/ns Slew Rate	6	16	30	ns
V <sub>OH</sub>	High Level Output Voltage	V <sub>OH</sub> = V <sub>DD</sub> -V <sub>OUT</sub> , I <sub>OUT</sub> = -1 mA		15	35	mV
V <sub>OL</sub>	Low Level Output Voltage	I <sub>OUT</sub> = 1 mA		10	25	mV
[FAN3225(C/	Γ)MX-F085]					
t <sub>RISE</sub>	Output Rise Time (Note 12)	C <sub>LOAD</sub> = 2200 pF		12	28	ns
t <sub>FALL</sub>	Output Fall Time (Note 12)	C <sub>LOAD</sub> = 2200 pF		9	26	ns
V <sub>OH</sub>	High Level Output Voltage	$V_{OH} = V_{DD} - V_{OUT}$ , $I_{OUT} = -1$ mA		15	37	mV
V <sub>OL</sub>	Low Level Output Voltage	I <sub>OUT</sub> = 1 mA		10	25	mV
t <sub>DEL.MATCH</sub>	Propagation Matching Between Channels	INA = INB, OUTA and OUTB at 50% Point		2	4	ns

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

<sup>8.</sup> Lower supply current due to inactive TTL circuitry.

<sup>9.</sup> EN inputs have TTL thresholds; refer to the ENABLE section.

<sup>10.</sup> Not tested in production.

<sup>11.</sup> See Timing Diagrams of Figures 9 and 10.
12. See Timing Diagrams of Figures 7 and 8.

# **TIMING DIAGRAMS**




Figure 7. Non-Inverting (EN HIGH or Floating)

Figure 8. Inverting (EN HIGH or Floating)

 $t_{D2}$ 

 $t_{RISE}$ 




Figure 9. Non-Inverting (IN HIGH)




Figure 10. Inverting (IN LOW)

#### TYPICAL PERFORMANCE CHARACTERISTICS

Typical characteristics are provided at  $25^{\circ}$ C and  $V_{DD} = 12 \text{ V}$  unless otherwise noted.




Figure 11. I<sub>DD</sub> (Static) vs. Supply Voltage (Note 13)




Figure 12. I<sub>DD</sub> (Static) vs. Supply Voltage (Note 13)




Figure 13. I<sub>DD</sub> (Static) vs. Supply Voltage (Note 13)




Figure 14. I<sub>DD</sub> (No-Load) vs. Frequency




Figure 15. I<sub>DD</sub> (No-Load) vs. Frequency





Figure 16. I<sub>DD</sub> (2.2 nF Load) vs. Frequency

#### TYPICAL PERFORMANCE CHARACTERISTICS






Figure 21. Input Thresholds vs. Supply Voltage

1.8
1.7
1.6
1.6
1.5
1.4
1.3
1.2
1.1
1.0
0 4 8 12 16 20
Supply Voltage (V)

Figure 22. Input Thresholds vs. Supply Voltage

#### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 23. Input Threshold % vs. Supply Voltage




Figure 24. Input Thresholds vs. Temperature




Figure 25. Input Thresholds vs. Temperature




Figure 26. UVLO Thresholds vs. Temperature




Figure 27. UVLO Threshold vs. Temperature




Figure 28. UVLO Thresholds vs. Temperature

#### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 29. Propagation Delay vs. Supply Voltage




Figure 31. Propagation Delay vs. Supply Voltage




Figure 33. Propagation Delays vs. Temperature




Figure 30. Propagation Delay vs. Supply Voltage




Figure 32. Propagation Delay vs. Supply Voltage




Figure 34. Propagation Delays vs. Temperature

#### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 35. Propagation Delays vs. Temperature




Figure 36. Propagation Delays vs. Temperature




Figure 37. Fall Time vs. Supply Voltage




Figure 38. Rise Time vs. Supply Voltage





Figure 39. Rise and Fall Times vs. Temperature

#### TYPICAL PERFORMANCE CHARACTERISTICS







Figure 40. Rise/Fall Waveforms with 2.2 nF Load

Figure 41. Rise/Fall Waveforms with 10 nF Load







Figure 42. Quasi-Static Source Current with V<sub>DD</sub> = 12 V (Note 14)

Figure 43. Quasi-Static Sink Current with V<sub>DD</sub> = 12 V (Note 14)






Figure 44. Quasi-Static Source Current with V<sub>DD</sub> = 8 V (Note 14)

Figure 45. Quasi-Static Sink Current with V<sub>DD</sub> = 8 V (Note 14)

- 13. For any inverting inputs pulled low, non-inverting inputs pulled high, or outputs driven high, static I<sub>DD</sub> increases by the current flowing through the corresponding pull-up/down resistor shown in the block diagram.
- 14. The initial spike in each current waveform is a measurement artifact caused by the stray inductance of the current-measurement loop.

#### **TEST CIRCUIT**




Figure 46. Quasi-Static I<sub>OUT</sub> / V<sub>OUT</sub> Test Circuit

#### **APPLICATIONS INFORMATION**

#### **Input Thresholds**

Each member of the FAN322x driver family consists of two identical channels that may be used independently at rated current or connected in parallel to double the individual current capacity. In the FAN3223 and FAN3224, channels A and B can be enabled or disabled independently using ENA or ENB, respectively. The EN pin has TTL thresholds for parts with either CMOS or TTL input thresholds. If ENA and ENB are not connected, an internal pull—up resistor enables the driver channels by default. ENA and ENB have TTL thresholds in parts with either TTL or CMOS INx threshold.

If the channel A and channel B inputs and outputs are connected in parallel to increase the driver current capacity, ENA and ENB should be connected and driven together. In addition, it is recommended to include an individual gate resistance for each channel output to limit the shoot through current possibly happening between the two channels due to variations in propagation delay or in input threshold between the two channels.

The FAN322x family offers versions in either TTL or CMOS input thresholds. In the FAN322xT, the input thresholds meet industry-standard TTL-logic thresholds independent of the  $V_{\rm DD}$  voltage, and there is a hysteresis voltage of approximately 0.4 V. These levels permit the inputs to be driven from a range of input logic signal levels for which a voltage over 2 V is considered logic HIGH. The driving signal for the TTL inputs should have fast rising and falling edges with a slew rate of 6 V/ $\mu$ s or faster, so a rise time from 0 to 3.3 V should be 550 ns or less. With reduced slew rate, circuit noise could cause the driver input voltage to exceed the hysteresis voltage and retrigger the driver input, causing erratic operation.

In the FAN322xC, the logic input thresholds are dependent on the  $V_{DD}$  level and, with  $V_{DD}$  of 12 V, the logic rising edge threshold is approximately 55% of  $V_{DD}$  and the input falling edge threshold is approximately 38% of  $V_{DD}$ . The CMOS input configuration offers a hysteresis voltage of approximately 17% of  $V_{DD}$ . The CMOS inputs can be used with relatively slow edges (approaching DC) if good decoupling and bypass techniques are incorporated in the system design to prevent noise from violating the input voltage hysteresis window. This allows setting precise timing intervals by fitting an R-C circuit between the controlling signal and the IN pin of the driver. The slow rising edge at the IN pin of the driver introduces a delay between the controlling signal and the OUT pin of the driver.

#### **Static Supply Current**

In the  $I_{DD}$  (static) typical performance characteristics (Figure 11 – Figure 13 and Figure 18 – Figure 20), the curve is produced with all inputs/enables floating (OUT is low) and indicates the lowest static  $I_{DD}$  current for the tested configuration. For other states, additional current flows through the  $100~k\Omega$  resistors on the inputs and outputs shown in the block diagram of each part (see Figure 4 – Figure 6). In these cases, the actual static  $I_{DD}$  current is the value obtained from the curves plus this additional current.

#### MillerDrive Gate Drive Technology

FAN322x gate drivers incorporate the MillerDrive architecture shown in Figure 47. For the output stage, a combination of bipolar and MOS devices provide large currents over a wide range of supply voltage and temperature variations. The bipolar devices carry the bulk of the current as OUT swings between 1/3 to 2/3 V<sub>DD</sub> and the MOS devices pull the output to the HIGH or LOW rail.

The purpose of the MillerDrive architecture is to speed up switching by providing high current during the Miller plateau region when the gate-drain capacitance of the MOSFET is being charged or discharged as part of the turn-on / turn-off process.

For applications that have zero voltage switching during the MOSFET turn-on or turn-off interval, the driver supplies high peak current for fast switching even though the Miller plateau is not present. This situation often occurs in synchronous rectifier applications because the body diode is generally conducting before the MOSFET is switched ON.

The output pin slew rate is determined by  $V_{DD}$  voltage and the load on the output. It is not user adjustable, but a series resistor can be added if a slower rise or fall time at the MOSFET gate is needed.




Figure 47. MillerDrive Output Architecture

# **Under-Voltage Lockout**

The FAN322x startup logic is optimized to drive ground-referenced N-channel MOSFETs with an under-voltage lockout (UVLO) function to ensure that the IC starts up in an orderly fashion. When  $V_{DD}$  is rising, yet below the UVLO level, this circuit holds the output LOW, regardless of the status of the input pins. After the part is active, the supply voltage must drop 0.2 V before the part shuts down. This hysteresis helps prevent chatter when low  $V_{DD}$  supply voltages have noise from the power switching. This configuration is not suitable for driving high-side P-channel MOSFETs because the low output voltage of the driver would turn the P-channel MOSFET ON with  $V_{DD}$  below the UVLO level.

#### **V<sub>DD</sub>** Bypass Capacitor Guidelines

To enable this IC to turn a device ON quickly, a local high-frequency bypass capacitor,  $C_{BYB}$ , with low ESR and ESL should be connected between the VDD and GND pins with minimal trace length. This capacitor is in addition to the bulk electrolytic capacitance of 10  $\mu F$  to 47  $\mu F$  commonly found on the driver and controller bias circuits.

A typical criterion for choosing the value of  $C_{BYP}$  is to keep the ripple voltage on the  $V_{DD}$  supply to  $\leq$ 5%. This is often achieved with a value  $\geq$ 20 times the equivalent load capacitance  $C_{EQV}$ , defined here as  $Q_{GATE}/V_{DD}$ . Ceramic capacitors of 0.1  $\mu F$  to 1  $\mu F$  or larger are common choices, as are dielectrics, such as X5R and X7R with good temperature characteristics and high pulse current capability.

If circuit noise affects normal operation, the value of  $C_{BYP}$  may be increased to 50–100 times the  $C_{EQV}$ , or  $C_{BYP}$  may be split into two capacitors. One should be a larger value, based on equivalent load capacitance, and the other a smaller value, such as 1–10 nF mounted closest to the VDD and GND pins to carry the higher frequency components of the current pulses. The bypass capacitor must provide the pulsed current from both of the driver channels and, if the drivers are switching simultaneously, the combined peak current sourced from the  $C_{BYP}$  would be twice as large as when a single channel is switching.

#### **Layout and Connection Guidelines**

The FAN3223–25 family of gate drivers incorporates fast-reacting input circuits, short propagation delays, and powerful output stages capable of delivering current peaks over 4 A to facilitate voltage transition times from under 10 ns to over 150 ns. The following layout and connection guidelines are strongly recommended:

- Keep high-current output and power ground paths separate logic and enable input signals and signal ground paths. This is especially critical when dealing with TTL-level logic thresholds at driver inputs and enable pins
- Keep the driver as close to the load as possible to minimize the length of high-current traces. This reduces the series inductance to improve high-speed switching, while reducing the loop area that can radiate EMI to the driver inputs and surrounding circuitry
- If the inputs to a channel are not externally connected, the internal  $100 \ k\Omega$  resistors indicated on block diagrams command a low output. In noisy environments, it may be necessary to tie inputs of an unused channel to VDD or GND using short traces to prevent noise from causing spurious output switching

- Many high-speed power circuits can be susceptible to noise injected from their own output or other external sources, possibly causing output re-triggering. These effects can be obvious if the circuit is tested in breadboard or non-optimal circuit layouts with long input, enable, or output leads.
  - For best results, make connections to all pins as short and direct as possible
- The FAN322x is compatible with many other industry-standard drivers. In single input parts with enable pins, there is an internal  $100~\text{k}\Omega$  resistor tied to VDD to enable the driver by default; this should be considered in the PCB layout
- The turn-on and turn-off current paths should be minimized, as discussed in the following section
- The Exposed Pad of the SOIC8-EP package is connected to the substrate of the die. It is recommended to connect externally on the PCB the Exposed Pad together with the Ground

Figure 48 shows the pulsed gate drive current path when the gate driver is supplying gate charge to turn the MOSFET ON. The current is supplied from the local bypass capacitor,  $C_{BYP}$ , and flows through the driver to the MOSFET gate and to ground. To reach the high peak currents possible, the resistance and inductance in the path should be minimized. The localized  $C_{BYP}$  acts to contain the high peak current pulses within this driver–MOSFET circuit, preventing them from disturbing the sensitive analog circuitry in the PWM controller.




Figure 48. Current Path for MOSFET Turn-On

Figure 49 shows the current path when the gate driver turns the MOSFET OFF. Ideally, the driver shunts the current directly to the source of the MOSFET in a small circuit loop. For fast turn-off times, the resistance and inductance in this path should be minimized.




Figure 49. Current Path for MOSFET Turn-Off

#### **Truth Table of Logic Operation**

The FAN3225 truth table indicates the operational states using the dual-input configuration. In a non-inverting driver configuration, the IN- pin should be a logic LOW signal. If the IN- pin is connected to logic HIGH, a disable function is realized, and the driver output remains LOW regardless of the state of the IN+ pin.

IN+	IN-	OUT
0	0	0
0	1	0
1	0	1
1	1	0

In the non-inverting driver configuration in Figure 50, the IN- pin is tied to ground and the input signal (PWM) is applied to IN+ pin. The IN- pin can be connected to logic HIGH to disable the driver and the output remains LOW, regardless of the state of the IN+ pin.




Figure 50. Dual-Input Driver Enabled, Non-Inverting Configuration

In the inverting driver application in Figure 51, the IN+ pin is tied HIGH. Pulling the IN+ pin to GND forces the output LOW, regardless of the state of the IN- pin.




Figure 51. Dual-Input Driver Enabled, Inverting Configuration

#### **Operational Waveforms**

At power-up, the driver output remains LOW until the  $V_{DD}$  voltage reaches the turn-on threshold. The magnitude of the OUT pulses rises with  $V_{DD}$  until steady-state  $V_{DD}$  is reached. The non-inverting operation illustrated in Figure 52 shows that the output remains LOW until the UVLO threshold is reached, then the output is in-phase with the input.




Figure 52. Non-Inverting Startup Waveforms

For the inverting configuration of Figure 51, startup waveforms are shown in Figure 53. With IN+ tied to VDD and the input signal applied to IN-, the OUT pulses are inverted with respect to the input. At power-up, the inverted output remains LOW until the  $V_{DD}$  voltage reaches the turn-on threshold, then it follows the input with inverted phase.




Figure 53. Inverting Startup Waveforms

#### **Thermal Guidelines**

Gate drivers used to switch MOSFETs and IGBTs at high frequencies can dissipate significant amounts of power. It is important to determine the driver power dissipation and the resulting junction temperature in the application to ensure that the part is operating within acceptable temperature limits.

The total power dissipation in a gate driver is the sum of two components,  $P_{GATE}$  and  $P_{DYNAMIC}$ :

$$P_{TOTAL} = P_{GATE} + P_{DYNAMIC}$$
 (eq. 1)

 $P_{GATE}$  (Gate Driving Loss): The most significant power loss results from supplying gate current (charge per unit time) to switch the load MOSFET on and off at the switching frequency. The power dissipation that results from driving a MOSFET at a specified gate–source voltage,  $V_{GS}$ , with gate charge,  $Q_{G}$ , at switching frequency,  $f_{SW}$ , is determined by:

$$P_{GATF} = Q_G \times V_{GS} \times f_{SW} \times n$$
 (eq. 2)

where n is the number of driver channels in use (1 or 2).

 $P_{DYNAMIC}$  (Dynamic Pre–Drive / Shoot–through Current): A power loss resulting from internal current consumption under dynamic operating conditions, including pin pull–up / pull–down resistors. The internal current consumption ( $I_{DYNAMIC}$ ) can be estimated using the graphs in Figure 14 and Figure 15 of the Typical Performance Characteristics to determine the current  $I_{DYNAMIC}$  drawn from  $V_{DD}$  under actual operating conditions:

$$P_{DYNAMIC} = I_{DYNAMIC} \times V_{DD} \times n$$
 (eq. 3)

where n is the number of driver ICs in use. Note that n is usually be one IC even if the IC has two channels, unless two or more driver ICs are in parallel to drive a large load.

Once the power dissipated in the driver is determined, the driver junction rise with respect to circuit board can be evaluated using the following thermal equation, assuming  $\Psi_{JB}$  was determined for a similar thermal design (heat sinking and air flow):

$$T_J = P_{TOTAL} \times \psi_{JB} + T_B$$
 (eq. 4)

where:

 $T_J$  = driver junction temperature;

 $\Psi_{JB}$  = (psi) thermal characterization parameter relating temperature rise to total power dissipation; and

 $T_B$ = board temperature in location as defined in the Thermal Characteristics table.

To give a numerical example, assume for a 12 V  $V_{DD}$  ( $V_{BIAS}$ ) system, the synchronous rectifier switches of Figure 56 have a total gate charge of 60 nC at

 $V_{GS} = 7$  V. Therefore, two devices in parallel would have

120 nC gate charge. At a switching frequency of 300 kHz, the total power dissipation is:

$$P_{GATE} = 120nC \times 7 V \times 300 \text{ kHz} \times 2 = 0.504 \text{ W}$$
 (eq. 5)

$$P_{DYNAMIC} = 3.0 \text{ mA} \times 12 \text{ V} \times 1 = 0.036 \text{ W}$$
 (eq. 6)


$$P_{TOTAL} = 0.540 W$$
 (eq. 7)

The SOIC–8 has a junction–to–board thermal characterization parameter of  $\Psi_{JB}=42^{\circ}\text{C/W}$ . In a system application, the localized temperature around the device is a function of the layout and construction of the PCB along with airflow across the surfaces. To ensure reliable operation, the maximum junction temperature of the device must be prevented from exceeding the maximum rating of 150°C; with 80% derating,  $T_J$  would be limited to 120°C. Rearranging Equation 4 determines the board temperature required to maintain the junction temperature below 120°C:

$$T_{B,MAX} = T_{.I} - P_{TOTAL} \times \psi_{.IB}$$
 (eq. 8)

$$T_{B, MAX} = 120^{\circ}C - 0.54 \text{ W} \times 42^{\circ}C/W = 97^{\circ}C$$
 (eq. 9)

# **TYPICAL APPLICATION DIAGRAMS**






Figure 54. High Current Forward Converter with Synchronous Rectification

Figure 55. Center-Tapped Bridge Output with Synchronous Rectifiers




Figure 56. Secondary Controlled Full Bridge with Current Doubler Output, Synchronous Rectifiers (Simplified)

#### **ORDERING INFORMATION**

Part Number	Logic	Input Threshold	Package	Packing Method	Quantity per Reel
FAN3224TMX-F085	Dual Non-Inverting	TTL	SOIC-8	Tape & Reel	2,500
FAN3224TM1X-F085	Channels + Dual Enable		SOIC-8-EP	Tape & Reel	2,500
FAN3224TUMX-F085 (Note 16)			SOIC-8	Tape & Reel	2,500
FAN3224TUM1X-F085 (Note 16)			SOIC-8-EP	Tape & Reel	2,500

# **DISCONTINUED** (Note 15)

FAN3223CMX-F085	Dual Inverting Channels + Dual Enable	CMOS	SOIC-8	Tape & Reel	2,500
FAN3224CMX-F085	Dual Non-Inverting Channels + Dual	CMOS	SOIC-8	Tape & Reel	2,500
FAN3223TMX-F085	Enable	TTL	SOIC-8	Tape & Reel	2,500
FAN3225CMX-F085	Dual Channels of Two-Input / One	CMOS	SOIC-8	Tape & Reel	2,500
FAN3225TMX-F085	-Output Drivers	TTL	SOIC-8	Tape & Reel	2,500

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>15.</sup> **DISCONTINUED:** These devices are not recommended for new design. Please contact your **onsemi** representative for information. The most current information on these devices may be available on <a href="https://www.onsemi.com">www.onsemi.com</a>.

<sup>16.</sup> Modified UVLO thresholds.

# **RELATED PRODUCTS**

Туре	Part Number	Gate Drive (Note 18) (Sink/Src)	Input Threshold	Logic	Package
Dual 2 A	FAN3216T	+2.4 A / -1.6 A	TTL	Dual Inverting Channels	SOIC8
Dual 2 A	FAN3217T	+2.4 A / -1.6 A	TTL	Dual Non-Inverting Channels	SOIC8
Dual 2 A	FAN3226C	+2.4 A / -1.6 A	CMOS	Dual Inverting Channels + Dual Enable	SOIC8
Dual 2 A	FAN3226T	+2.4 A / -1.6 A	TTL	Dual Inverting Channels + Dual Enable	SOIC8
Dual 2 A	FAN3227C	+2.4 A / -1.6 A	CMOS	Dual Non-Inverting Channels + Dual Enable	SOIC8
Dual 2 A	FAN3227T	+2.4 A / -1.6 A	TTL	Dual Non-Inverting Channels + Dual Enable	SOIC8
Dual 2 A	FAN3228C	+2.4 A / -1.6 A	CMOS	Dual Channels of Two-Input/One-Output, Pin Config.1	SOIC8
Dual 2 A	FAN3228T	+2.4 A / -1.6 A	TTL	Dual Channels of Two-Input/One-Output, Pin Config.1	SOIC8
Dual 2 A	FAN3229C	+2.4 A / -1.6 A	CMOS	Dual Channels of Two-Input/One-Output, Pin Config.2	SOIC8
Dual 2 A	FAN3229T	+2.4 A / -1.6 A	TTL	Dual Channels of Two-Input/One-Output, Pin Config.2	SOIC8
Dual 2 A	FAN3268T	+2.4 A / -1.6 A	TTL	20 V Non-Inverting Channel (NMOS) and Inverting Channel (PMOS) + Dual Enables	SOIC8
Dual 4 A	FAN3213T	+4.3 A / -2.8 A	TTL	Dual Inverting Channels	SOIC8
Dual 4 A	FAN3214T	+4.3 A / -2.8 A	TTL	Dual Non-Inverting Channels	SOIC8
Dual 4 A	FAN3223C	+4.3 A / -2.8 A	CMOS	Dual Inverting Channels + Dual Enable	SOIC8
Dual 4 A	FAN3223T	+4.3 A / -2.8 A	TTL	Dual Inverting Channels + Dual Enable	SOIC8
Dual 4 A	FAN3224C	+4.3 A / -2.8 A	CMOS	Dual Non-Inverting Channels + Dual Enable	SOIC8
Dual 4 A	FAN3224T	+4.3 A / -2.8 A	TTL	Dual Non-Inverting Channels + Dual Enable	SOIC8, SOIC8-EP
Dual 4 A	FAN3225C	+4.3 A / -2.8 A	CMOS	Dual Channels of Two-Input/One-Output	SOIC8
Dual 4 A	FAN3225T	+4.3 A / -2.8 A	TTL	Dual Channels of Two-Input/One-Output	SOIC8
Single 9 A	FAN3121C	+9.7 A / -7.1 A	CMOS	Single Inverting Channel + Enable	SOIC8
Single 9 A	FAN3121T	+9.7 A / -7.1 A	TTL	Single Inverting Channel + Enable	SOIC8
Single 9 A	FAN3122T	+9.7 A / -7.1 A	TTL	Single Non-Inverting Channel + Enable	SOIC8, SOIC8-EP
Single 9 A	FAN3122C	+9.7 A / -7.1 A	CMOS	Single Non-Inverting Channel + Enable	SOIC8

<sup>17.</sup> Typical currents with OUTx at 6 V and V<sub>DD</sub> = 12 V.
18. Thresholds proportional to an externally supplied reference voltage.





NOTE 6

8

Е

NOTE 6 B

0.20 C D

NOTE 8

NOTES 4&5

Н

e

TOP VIEW

SIDE VIEW

**BOTTOM VIEW** 

△ 0.10 C D

NOTES 4&5 0.10 C D

8X b NOTES 3&7 **♦** 0.25**№** C A-B D

0.10 C

SEATING


PLANE

SOIC-8 EP CASE 751AC **ISSUE E** 

**DATE 05 OCT 2022** 

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
  3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.004 IN EXCESS OF MAXIMUM MATERIAL CONDITION.
- 4. DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 PER SIDE. DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.010 mm PER SIDE.
- THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM.
  DIMENSIONS D AND E1 ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.
- 6. DATUMS A AND B ARE TO BE DETERMINED AT DATUM H.
- 7. DIMENSIONS b AND c APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 TO 0.25 FROM THE LEAD TIP.
- 8. A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.



	MIL	MILLIMETERS					
DIM	MIN.	NOM	MAX.				
Α	1.35	1.55	1.75				
A1		0.05	0.10				
A2	1.35	1.50	1.65				
b	0.31	0.41	0.51				
С	0.17	0.21	0.23				
D		4.90 BSC					
E	6.00 BSC						
E1	3.90 BSC						
е		1.27 BSC					
F	2.24	2.72	3.20				
F1		0.20 REF					
G	1.55	2.03	2.51				
G1		0.46 REF					
h	0.25	0.38	0.50				
L	0.40 0.84 1.27						
L1		1.04 REF	•				
L2	0.25 REF						
Ø	0°	4°	8°				

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D."

RECOMMENDED MOUNTING FOOTPRINT\*

8X 0 760

#### **GENERIC MARKING DIAGRAM\***



XXXXXX = Specific Device Code = Assembly Location

= Year WW = Work Week = Pb-Free Package \*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present and may be in either location. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON14029D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC-8 EP		PAGE 1 OF 1

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries, onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.



CASE 751EB **ISSUE A DATE 24 AUG 2017** ·4.90±0.10 → -0.65(0.635)В 6.00±0.20 5.60 3.90±0.10 PIN ONE **INDICATOR** 1.27 1.27 0.25(M) LAND PATTERN RECOMMENDATION В SEE DETAIL A 0.175±0.075 0.22±0.03 С 1.75 MAX 0.10 0.42±0.09 OPTION A - BEVEL EDGE  $(0.43) \times 45^{\circ}$ R0.10 GAGE PLANE OPTION B - NO BEVEL EDGE R0.10-0.25 NOTES: A) THIS PACKAGE CONFORMS TO JEDEC MS-012, VARIATION AA. B) ALL DIMENSIONS ARE IN MILLIMETERS. **SEATING PLANE** C) DIMENSIONS DO NOT INCLUDE MOLD 0.65±0.25 FLASH OR BURRS. D) LANDPATTERN STANDARD: SOIC127P600X175-8M (1.04)**DETAIL** À SCALE: 2:1 Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DOCUMENT NUMBER:** 98AON13735G

SOIC8

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

**DESCRIPTION:** 

SOIC8

PAGE 1 OF 1

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales