SDAS098B - OCTOBER 1984 - REVISED JANUARY 1995

- 3-State I/O-Type Read-Back Inputs
- Bus-Structured Pinout
- T/C Determines True or Complementary Data at Q Outputs
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs

#### description


These 8-bit latches are designed specifically for storing the contents of the input data bus and providing the capability of reading back the stored data onto the input data bus. The Q outputs are designed with bus-driving capability.

The edge-triggered flip-flops enter the data on the low-to-high transition of the clock (CLK) input when the enable  $(\overline{EN})$  input is low. Data can be read back onto the data inputs by taking the read  $(\overline{RD})$  input low, in addition to having  $\overline{EN}$  low. When  $\overline{EN}$  is high, both the read-back and write modes are disabled. Transitions on  $\overline{EN}$  should only be made with CLK high to prevent false clocking.


The polarity of the Q outputs can be controlled by the polarity  $(T/\overline{C})$  input. When  $T/\overline{C}$  is high, Q is the same as is stored in the flip-flops. When  $T/\overline{C}$  is low, the output data is inverted. The Q outputs can be placed in the high-impedance state by taking the output-enable  $(\overline{OE})$  input high.  $\overline{OE}$  does not affect the internal operation of the register. Old data can be retained or new data can be entered while the outputs are off.

A low level at the clear ( $\overline{\text{CLR}}$ ) input resets the internal registers low. The clear function is asynchronous and overrides all other register functions.

SN54ALS996 . . . JT PACKAGE SN74ALS996 . . . DW OR NT PACKAGE (TOP VIEW)



SN54ALS996 . . . FK PACKAGE (TOP VIEW)




NC - No internal connection

The -1 version of the SN74ALS996 is identical to the standard version, except that the recommended maximum I<sub>OL</sub> for the -1 version is increased to 48 mA. There is no -1 version of the SN54ALS996.


The SN54ALS996 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125°C. The SN74ALS996 is characterized for operation from 0°C to 70°C.

## logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, and NT packages.

## logic diagram (positive logic)




Pin numbers shown are for the DW, JT, and NT packages.



## timing diagram



CLR



<sup>†</sup> This hold time ensures that the read-back circuit will not create a conflict on the input data bus.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V <sub>CC</sub>	7 V
Input voltage, $V_I(\overline{OE}, \overline{RD}, \overline{EN}, CLK, \overline{CLR}, \text{ and } T/\overline{C})$	7 V
Voltage applied to D inputs and to disabled 3-state outputs	5.5 V
Operating free-air temperature range, T <sub>A</sub> : SN54ALS996	. −55°C to 125°C
SN74ALS996	0°C to 70°C
Storage temperature range	. −65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# SN54ALS996, SN74ALS996 8-BIT D-TYPE EDGE-TRIGGERED READ-BACK LATCHES

SDAS098B - OCTOBER 1984 - REVISED JANUARY 1995

## recommended operating conditions

			SN	54ALS9	96	SN	UNIT			
			MIN	NOM	MAX	MIN	NOM	MAX	UNII	
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V	
		All inputs				2				
$V_{IH}$	High-level input voltage	All inputs except OE, RD	2						V	
		ŌE, RD	2.2							
$\vee_{IL}$	Low-level input voltage				8.0			0.8	V	
	Liber level entent enmant	Q			-1			-2.6	A	
ІОН	High-level output current	D			-0.4			-0.4	mA	
					12			24		
lOL	Low-level output current	Q						48†	mA	
		D			8			8		
fclock	Clock frequency		0		35	0		35	MHZ	
GIOOK		CLR low	10			10				
t <sub>w</sub>	Pulse duration	CLK low	14.5			14.5			ns	
		CLK high	14.5			14.5				
		Data before CLK↑	15			15				
١.	Outros times	EN low before CLK↑	10			10				
t <sub>su</sub>	Setup time	p time CLK high before EN↑‡				15			ns	
		CLR high (inactive) before CLK↑	10			10				
		Data after CLK↑	1			0				
th	Hold time	EN low after CLK↑	5			5			ns	
		RD high after CLK↑§	5		·	5				
TA	Operating free-air temperatur	e	-55		125	0		70	°C	

<sup>†</sup> Applies only to the -1 version and only if V<sub>CC</sub> is maintained between 4.75 V and 5.25 V † This setup time ensures that EN will not false clock the data register. § This hold time ensures that there will be no conflict on the input data bus.

## SN54ALS996, SN74ALS996 8-BIT D-TYPE EDGE-TRIGGERED READ-BACK LATCHES

SDAS098B - OCTOBER 1984 - REVISED JANUARY 1995

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			SN	54ALS9	96	SN	96			
		TEST CO	ONDITIONS	MIN	MIN TYPT MAX			MIN TYPT N		UNIT
VIK		V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.2			-1.2	V
	All outputs	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	VCC -2	2		VCC -2	2		
∨он		V 45V	I <sub>OH</sub> = - 1 mA	2.4	3.2					V
	Q	V <sub>CC</sub> = 4.5 V	$I_{OH} = -2.6 \text{ mA}$				2.4	3.2		
	_	V 45V	I <sub>OL</sub> = 4 mA		0.25	0.4				
	D	V <sub>CC</sub> = 4.5 V	$I_{OL} = 8 \text{ mA}$					0.35	0.5	
VOL			I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	V
	Q	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 24 mA					0.35	0.5	
			$I_{OL} = 48 \text{ mA}^{\ddagger}$					0.35	0.5	
lozh	Q	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			20			20	μΑ
lozL	Q	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.4 V			-20			-20	μΑ
	D inputs	.,	V <sub>I</sub> = 5.5 V			0.1			0.1	
1	All others	V <sub>CC</sub> = 5.5 V	V <sub>I</sub> = 7 V			0.1			0.1	mA
	D inputs§	.,				20			20	
lН	All others	$V_{CC} = 5.5 \text{ V},$	$V_1 = 2.7 \text{ V}$			20			20	μΑ
	D inputs§	V 55V	V 0.4V			-0.1			-0.1	
IL	All others $V_{CC} = 5.5 \text{ V},$		V <sub>I</sub> = 0.4 V			-0.1			-0.1	mA
IO¶		<u>VCC</u> = 5.5 V, CLR = 2.5 V	V <sub>O</sub> = 2.25 V	-20		-112	-30		-112	mA
			Outputs high		35	55		35	55	
Icc		$\frac{\text{V}_{CC}}{\text{EN}, \text{RD low}}$	Outputs low		55	85		55	85	mA
			Outputs disabled		42	65		42	65	

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup> Applies only to the -1 version and only if V<sub>CC</sub> is maintained between 4.75 V and 5.25 V

 $<sup>\</sup>S$  For I/O ports (QA thru QH), the parameters I\_{IH} and I\_{IL} include the off-state output current.

The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.

# SN54ALS996, SN74ALS996 8-BIT D-TYPE EDGE-TRIGGERED READ-BACK LATCHES

SDAS098B - OCTOBER 1984 - REVISED JANUARY 1995

## switching characteristics (see Figure 1)


PARAMETER	FROM	то	V <sub>C</sub> C <sub>L</sub> T <sub>A</sub>	UNIT			
TAKAMETEK	(INPUT)	(OUTPUT)	SN54A	LS996	SN74A		
			MIN	MAX	MIN	MAX	
f <sub>max</sub>			35		35		MHz
<sup>t</sup> PLH	CLK (T/C = H or L)	0	5	30	5	28	
t <sub>PHL</sub>		Q	5	24	5	28	ns
<sup>t</sup> PLH	$\overline{\text{CLR}} (T/\overline{\text{C}} = \text{L})$	0	5	27	7	27	20
<sup>t</sup> PHL	$\overline{\text{CLR}} (T/\overline{\text{C}} = \text{H})$	Q	5	23	7	23	ns
t <sub>PLH</sub>	T/C	0	4	23	5	23	20
<sup>t</sup> PHL		Q	5	23	5	23	ns
t <sub>PHL</sub>	CLR	D	5	30	8	30	ns
t <sub>en</sub> ‡			2	18	3	16	
t <sub>dis</sub> §	RD	D	1	19	3	19	ns
t <sub>en</sub> ‡	<del></del>		2	17	3	16	
t <sub>dis</sub> §	EN	D	1	19	3	19	ns
t <sub>en</sub> ‡	ŌĒ	Q	2	15	4	15	20
t <sub>dis</sub> §	OE	<b>y</b>	1	11	1	10	ns

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡ t<sub>en</sub> = tpz<sub>H</sub> or tpz<sub>L</sub>

§ t<sub>dis</sub> = tpHz or tpLz

**ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS** 

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

PROPAGATION DELAY TIMES

- B. When measuring propagation delay times of 3-state outputs, switch S1 is open.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. All input pulses have the following characteristics: PRR  $\leq$  1 MHz,  $t_f = t_f = 2$  ns, duty cycle = 50%.

Figure 1. Load Circuits and Voltage Waveforms





17-Mar-2017

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-89945013A	ACTIVE	LCCC	FK	28	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 89945013A SNJ54ALS 996FK	Samples
5962-8994501LA	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8994501LA SNJ54ALS996JT	Samples
SN74ALS996DW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS996	Samples
SN74ALS996DWR	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS996	Samples
SNJ54ALS996FK	ACTIVE	LCCC	FK	28	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 89945013A SNJ54ALS 996FK	Samples
SNJ54ALS996JT	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8994501LA SNJ54ALS996JT	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



#### PACKAGE OPTION ADDENDUM



17-Mar-2017

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54ALS996, SN74ALS996:

Catalog: SN74ALS996

Military: SN54ALS996

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product


Military - QML certified for Military and Defense Applications

## PACKAGE MATERIALS INFORMATION

www.ti.com 14-Feb-2019


## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALS996DWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 14-Feb-2019



#### \*All dimensions are nominal

ĺ	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
	SN74ALS996DWR	SOIC	DW	24	2000	350.0	350.0	43.0	

#### JT (R-GDIP-T\*\*)

#### 24 LEADS SHOWN

#### **CERAMIC DUAL-IN-LINE**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB

## FK (S-CQCC-N\*\*)

## LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



DW (R-PDSO-G24)

## PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated