

**NOT RECOMMENDED  
FOR NEW DESIGNS**

1. AT25080A Replaced by AT25080B Automotive
2. AT25160A Replaced by AT25160B Automotive
3. AT25320A Replaced by AT25320B Automotive
4. AT25640A Replaced by AT25640B Automotive

## SPI Automotive Temperature Serial EEPROMs

**8K (1024 x 8), 16K (2048 x 8), 32K (4096 x 8), 64K (8192 x 8)**

## DATASHEET

### Features

- Serial Peripheral Interface (SPI) Compatible
- Supports SPI Modes 0 (0,0) and 3 (1,1)
  - Data Sheet Describes Mode 0 Operation
- Medium-voltage and Standard-voltage Operation
  - 2.7 ( $V_{CC} = 2.7V$  to  $5.5V$ )
- Extended Temperature Range:  $-40^{\circ}C$  to  $125^{\circ}C$
- 5MHz Clock Rate
- 32-byte Page Mode
- Block Write Protection
  - Protect 1/4, 1/2, or Entire Array
- Write Protect ( $\overline{WP}$ ) Pin and Write Disable Instructions for Both Hardware and Software Data Protection
- Self-timed Write Cycle (2ms at 5.0V  $V_{CC}$  Typical)
- High Reliability
  - Endurance: 1,000,000 Write Cycles
  - Data Retention: 100 Years
- 8-lead JEDEC SOIC and TSSOP Packages

### Description

The AT25080A/160A/320A/640A provides 8,192/16,384/32,768/65,536 bits of Serial Electrically-Erasable Programmable Read-only Memory (EEPROM) organized as 1,024/2,048/4,096/8,192 words of 8 bits each. The device is optimized for use in many automotive applications where low-power and low-voltage operation are essential. The AT25080A/160A/320A/640A is available in space-saving 8-lead JEDEC SOIC and TSSOP packages.



The AT25080A/160A/320A/640A is enabled through the Chip Select pin ( $\overline{CS}$ ) and accessed via a 3-Wire interface consisting of Serial Data Input (SI), Serial Data Output (SO), and Serial Clock (SCK). All programming cycles are completely self-timed, and no separate erase cycle is required before write.

Block write protection is enabled by programming the status register with one of four blocks of write protection. Separate program enable and program disable instructions are provided for additional data protection. Hardware data protection is provided via the  $\overline{WP}$  pin to protect against inadvertent write attempts to the status register. The HOLD pin may be used to suspend any serial communication without resetting the serial sequence.

# 1. Pin Configurations and Pinouts

**Table 1-1. Pin Configurations**

Pin Name	Function
$\overline{\text{CS}}$	Chip Select
SCK	Serial Data Clock
SI	Serial Data Input
SO	Serial Data Output
GND	Ground
$V_{\text{CC}}$	Power Supply
$\overline{\text{WP}}$	Write Protect
$\overline{\text{HOLD}}$	Suspends Serial Input




# 2. Absolute Maximum Ratings\*

Operating Temperature .....  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$   
Storage Temperature .....  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$   
Voltage on Any Pin  
with Respect to Ground .....  $-1.0\text{V}$  to  $+7.0\text{V}$   
Maximum Operating Voltage .....  $6.25\text{V}$   
DC Output Current .....  $.5.0\text{mA}$

\*Notice: Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### 3. Block Diagram

Figure 3-1. Block Diagram



## 4. Memory Organization

### 4.1 Pin Capacitance

**Table 4-1. Pin Capacitance<sup>(1)</sup>**

Applicable over recommended operating range from  $T_A = 25^\circ\text{C}$ ,  $f = 1.0\text{MHz}$ ,  $V_{CC} = +5.0\text{V}$  (unless otherwise noted).

Symbol	Test Conditions	Max	Units	Conditions
$C_{OUT}$	Output Capacitance (SO)	8	pF	$V_{OUT} = 0\text{V}$
$C_{IN}$	Input Capacitance ( $\overline{CS}$ , SCK, SI, $\overline{WP}$ , $\overline{HOLD}$ )	6	pF	$V_{IN} = 0\text{V}$

Note: 1. This parameter is characterized and is not 100% tested.

### 4.2 DC Characteristics

**Table 4-2. DC Characteristics**

Applicable over recommended operating range from:  $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $V_{CC} = +2.7\text{V}$  to  $+5.5\text{V}$ .

Symbol	Parameter	Test Condition	Min	Typ	Max	Units
$V_{CC1}$	Supply Voltage		2.7		5.5	V
$I_{CC1}$	Supply Current	$V_{CC} = 5.0\text{V}$ at 5MHz, SO = Open, Read			6.0	mA
$I_{CC2}$	Supply Current	$V_{CC} = 5.0\text{V}$ at 1MHz			3.0	mA
$I_{CC3}$	Supply Current	$V_{CC} = 5.0\text{V}$ at 5MHz, SO = Open, Read, Write			7.0	mA
$I_{SB1}$	Standby Current	$V_{CC} = 2.7\text{V}$ , $\overline{CS} = V_{CC}$		0.2	10.0 <sup>(1)</sup>	$\mu\text{A}$
$I_{SB2}$	Standby Current	$V_{CC} = 5.0\text{V}$ , $\overline{CS} = V_{CC}$		2.0	13.0 <sup>(1)</sup>	$\mu\text{A}$
$I_{IL}$	Input Leakage	$V_{IN} = 0\text{V}$ to $V_{CC}$	-3.0			$\mu\text{A}$
$I_{OL}$	Output Leakage	$V_{IN} = 0\text{V}$ to $V_{CC}$	-3.0		3.0	$\mu\text{A}$
$V_{IL}^{(2)}$	Input Low-voltage		-0.6		$V_{CC} \times 0.3$	V
$V_{IH}^{(2)}$	Input High-voltage		$V_{CC} \times 0.7$		$V_{CC} + 0.5$	V
$V_{OL1}$	Output Low-voltage	$2.7\text{V} \leq V_{CC} \leq 5.5\text{V}$			0.4	V
$V_{OH1}$	Output High-voltage	$2.7\text{V} \leq V_{CC} \leq 5.5\text{V}$				V

Notes: 1. Worst case measured at  $125^\circ\text{C}$ .  
2.  $V_{IL}$  min and  $V_{IH}$  max are reference only and are not tested.

## 4.3 AC Characteristics

**Table 4-3. AC Characteristics**

Applicable over recommended operating range from  $T_A = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{CC} = \text{As Specified}$ ,  $C_L = 1 \text{ TTL Gate and } 100\text{pF}$  (unless otherwise noted).

Symbol	Parameter	Voltage	Min	Max	Units
$f_{\text{SCK}}$	SCK Clock Frequency	2.7 – 5.5	0	5	MHz
$t_{\text{RI}}$	Input Rise Time	2.7 – 5.5		2	$\mu\text{s}$
$t_{\text{FI}}$	Input Fall Time	2.7 – 5.5		2	$\mu\text{s}$
$t_{\text{WH}}$	SCK High Time	2.7 – 5.5	40		ns
$t_{\text{WL}}$	SCK Low Time	2.7 – 5.5	40		ns
$t_{\text{CS}}$	$\overline{\text{CS}}$ High Time	2.7 – 5.5	80		ns
$t_{\text{CSS}}$	$\overline{\text{CS}}$ Setup Time	2.7 – 5.5	80		ns
$t_{\text{CSH}}$	$\overline{\text{CS}}$ Hold Time	2.7 – 5.5	80		ns
$t_{\text{SU}}$	Data In Setup Time	2.7 – 5.5	5		ns
$t_{\text{H}}$	Data In Hold Time	2.7 – 5.5	20		ns
$t_{\text{HDS}}$	$\overline{\text{Hold}}$ Setup Time	2.7 – 5.5	40		ns
$t_{\text{HDN}}$	$\overline{\text{Hold}}$ Time	2.7 – 5.5	40		ns
$t_{\text{V}}$	Output Valid	2.7 – 5.5	0	40	ns
$t_{\text{HO}}$	Output Hold Time	2.7 – 5.5	0		ns
$t_{\text{LZ}}$	$\overline{\text{Hold}}$ to Output Low Z	2.7 – 5.5	0	40	ns
$t_{\text{HZ}}$	$\overline{\text{Hold}}$ to Output High Z	2.7 – 5.5		80	ns
$t_{\text{DIS}}$	Output Disable Time	2.7 – 5.5		80	ns
$t_{\text{WC}}$	Write Cycle Time	2.7 – 5.5		5	ms
Endurance <sup>(1)</sup>	5.0V, 25°C, Page Mode		1,000,000		Write Cycles

Note: 1. This parameter is characterized and is not 100% tested.

## 5. Serial Interface Description

**Master:** The device which generates the serial clock.

**Slave:** Because the Serial Clock pin (SCK) is always an input, the AT25080A/160A/320A/640A always operates as a slave.

**Transmitter/receiver:** The AT25080A/160A/320A/640A has separate pins designated for data transmission (SO) and reception (SI).

**MSB:** The Most Significant Bit (MSB) is the first bit transmitted and received.

**Serial Opcode:** After the device is selected with  $\overline{CS}$  going low, the first byte will be received. This byte contains the opcode that defines the operations to be performed.


**Invalid Opcode:** If an invalid opcode is received, no data will be shifted into the AT25080A/160A/320A/640A, and the Serial Output pin (SO) will remain in a high-impedance state until the falling edge of  $\overline{CS}$  is detected again. This will reinitialize the serial communication.

**Chip Select:** The AT25080A/160A/320A/640A is selected when the  $\overline{CS}$  pin is low. When the device is not selected, data will not be accepted via the SI pin, and the Serial Output pin (SO) will remain in a high-impedance state.

**Hold:** The  $\overline{HOLD}$  pin is used in conjunction with the  $\overline{CS}$  pin to select the AT25080A/160A/320A/640A. When the device is selected and a serial sequence is underway,  $\overline{HOLD}$  can be used to pause the serial communication with the master device without resetting the serial sequence. To pause, the  $\overline{HOLD}$  pin must be brought low while the SCK pin is low. To resume serial communication, the  $\overline{HOLD}$  pin is brought high while the SCK pin is low (SCK may still toggle during  $\overline{HOLD}$ ). Inputs to the SI pin will be ignored while the SO pin is in the high-impedance state.

**Write Protect:** The Write Protect pin ( $\overline{WP}$ ) will allow normal Read/Write operations when held high. When the WP pin is brought low and WPEN bit is one, all Write operations to the status register are inhibited.  $\overline{WP}$  going low while  $\overline{CS}$  is still low will interrupt a write to the status register. If the internal write cycle has already been initiated,  $\overline{WP}$  going low will have no effect on any Write operation to the status register. The  $\overline{WP}$  pin function is blocked when the WPEN bit in the status register is zero. This will allow the user to install the AT25080A/160A/320A/640A in a system with the  $\overline{WP}$  pin tied to ground and still be able to write to the status register. All  $\overline{WP}$  pin functions are enabled when the WPEN bit is set to one.

**Figure 5-1. SPI Serial Interface**



## 6. Functional Description

The AT25080A/160A/320A/640A is designed to interface directly with the synchronous Serial Peripheral Interface (SPI) of the 6805 and 68HC11 series of microcontrollers.

The AT25080A/160A/320A/640A utilizes an 8-bit instruction register. The list of instructions and their operation codes are contained in the below table. All instructions, addresses, and data are transferred with the MSB first and start with a high-to-low CS transition.

**Table 6-1. Instruction Set for the AT25080A/160A/320A/640A**

Instruction Name	Instruction Format	Operation
WREN	0000 X110	Set Write Enable Latch
WRDI	0000 X100	Reset Write Enable Latch
RDSR	0000 X101	Read Status Register
WRSR	0000 X001	Write Status Register
READ	0000 X011	Read Data from Memory Array
WRITE	0000 X010	Write Data to Memory Array

**Write Enable (WREN):** The device will power-up in the Write Disable state when  $V_{CC}$  is applied. All programming instructions must therefore be preceded by a Write Enable instruction.

**Write Disable (WRDI):** To protect the device against inadvertent writes, the Write Disable instruction disables all programming modes. The WRDI instruction is independent of the status of the  $\overline{WP}$  pin.

**Read Status Register (RDSR):** The Read Status register instruction provides access to the status register. The Ready/Busy and Write Enable status of the device can be determined by the RDSR instruction. Similarly, the block write protection bits indicate the extent of protection employed. These bits are set by using the WRSR instruction.

**Table 6-2. Status Register Format**

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
WPEN	X	X	X	BP1	BP0	WEN	$\overline{RDY}$



**Table 6-3. Read Status Register Bit Definition**

Bit	Definition
Bit 0 ( $\overline{\text{RDY}}$ )	Bit 0 = 0 ( $\overline{\text{RDY}}$ ) indicates the device is ready. Bit 0 = 1 indicates the write cycle is in progress.
Bit 1 (WEN)	Bit 1 = 0 indicates the device is not write-enabled. Bit 1 = 1 indicates the device is write-enabled.
Bit 2 (BP0)	See Table 6-4.
Bit 3 (BP1)	See Table 6-4.
Bits 4 – 6 are zeroes when device is not in an internal write cycle.	
Bit 7 (WPEN)	See Table 6-4.
Bits 0 – 7 are ones during an internal write cycle.	

**Write Status Register (WRSR):** The WRSR instruction allows the user to select one of four levels of protection. The AT25080A/160A/320A/640A is divided into four array segments. One-quarter ( $\frac{1}{4}$ ), one-half ( $\frac{1}{2}$ ), or all of the memory segments can be protected. Any of the data within any selected segment will therefore be read-only. The block write protection levels and corresponding status register control bits are shown in the below table. Bits BP0, BP1, and WPEN are nonvolatile cells which have the same properties and functions as the regular memory cells (e.g., WREN,  $t_{WC}$ , RDSR).

**Table 6-4. Block Write Protect Bits**

Level	Status Register Bits		Array Addresses Protected			
	BP1	BP0	AT25080A	AT25160A	AT25320A	AT25640A
0	0	0	None	None	None	None
1 ( $\frac{1}{4}$ )	0	1	0300 – 03FF	0600 – 07FF	0C00 – 0FFF	1800 – 1FFF
2 ( $\frac{1}{2}$ )	1	0	0200 – 03FF	0400 – 07FF	0800 – 0FFF	1000 – 1FFF
3 (All)	1	1	0000 – 03FF	0000 – 07FF	0000 – 0FFF	0000 – 1FFF

The WRSR instruction also allows the user to enable or disable the Write Protect ( $\overline{\text{WP}}$ ) pin through the use of the Write Protect Enable (WPEN) bit. Hardware write protection is enabled when the  $\overline{\text{WP}}$  pin is low and the WPEN bit is one. Hardware write protection is disabled when either the  $\overline{\text{WP}}$  pin is high or the WPEN bit is zero. When the device is hardware write protected, writes to the status register, including the block protect bits and the WPEN bit, and the block-protected sections in the memory array are disabled. Writes are only allowed to sections of the memory that are not block-protected.

**Note:** When the WPEN bit is hardware write protected, it cannot be changed back to zero as long as the  $\overline{\text{WP}}$  pin is held low.

**Table 6-5. WPEN Operation**

WPEN	$\overline{WP}$	WEN	Protected Blocks	Unprotected Blocks	Status Register
0	X	0	Protected	Protected	Protected
0	X	1	Protected	Writeable	Writeable
1	Low	0	Protected	Protected	Protected
1	Low	1	Protected	Writeable	Protected
X	High	0	Protected	Protected	Protected
X	High	1	Protected	Writeable	Writeable

**Read Sequence (Read):** Reading the AT25080A/160A/320A/640A via the Serial Output (SO) pin requires the following sequence. After the  $\overline{CS}$  line is pulled low to select a device, the read opcode is transmitted via the SI line followed by the byte address to be read (A15 – A0, see Table 6-6). Upon completion, any data on the SI line will be ignored. The data (D7 – D0) at the specified address is then shifted out onto the SO line. If only one byte is to be read, the  $\overline{CS}$  line should be driven high after the data comes out. The can be continued since the byte address is automatically incremented and data will continue to be shifted out. When the highest address is reached, the address counter will roll-over to the lowest address, allowing the entire memory to be read in one continuous read cycle.

**Write Sequence (Write):** In order to program the AT25080A/160A/320A/640A, two separate instructions must be executed. First, the device **must be write enabled** via the WREN instruction. Then a Write instruction may be executed. Also, the address of the memory location(s) to be programmed must be outside the protected address field location selected by the block write protection level. During an internal write cycle, all commands will be ignored except the RDSR instruction.

A Write instruction requires the following sequence. After the  $\overline{CS}$  line is pulled low to select the device, the Write opcode is transmitted via the SI line followed by the byte address (A15 – A0) and the data (D7 – D0) to be programmed (See Table 6-6). Programming will start after the  $\overline{CS}$  pin is brought high. The low-to-high transition of the  $\overline{CS}$  pin must occur during the SCK low-time immediately after clocking in the D0 (LSB) data bit.

The Ready/Busy status of the device can be determined by initiating a Read Status Register (RDSR) instruction. If Bit 0 = one, the write cycle is still in progress. If Bit 0 = zero, the write cycle has ended. Only the RDSR instruction is enabled during the write programming cycle.

The AT25080A/160A/320A/640A is capable of a 32-byte Page Write operation. After each byte of data is received, the five low-order address bits are internally incremented by one; the high-order bits of the address will remain constant. If more than 32 bytes of data are transmitted, the address counter will roll-over and the previously written data will be overwritten. The AT25080A/160A/320A/640A is automatically returned to the write disable state at the completion of a write cycle.


**Note:** If the device is not Write Enabled (WREN), the device will ignore the Write instruction and will return to the standby state, when  $\overline{CS}$  is brought high. A new  $\overline{CS}$  falling edge is required to reinitiate the serial communication.

**Table 6-6. Address Key**


Address	AT25080A	AT25160A	AT25320A	AT25640A
$A_N$	$A_9-A_0$	$A_{10}-A_0$	$A_{11}-A_0$	$A_{12}-A_0$
Don't Care Bits	$A_{15}-A_{10}$	$A_{15}-A_{11}$	$A_{15}-A_{12}$	$A_{15}-A_{13}$

## 7. Timing Diagrams


**Figure 7-1. Synchronous Data Timing (for Mode 0)**




**Figure 7-2. WREN Timing**




**Figure 7-3. WRDI Timing**




**Figure 7-4. RDSR Timing**




**Figure 7-5. WRSR Timing**




**Figure 7-6. Read Timing**




**Figure 7-7. Write Timing**



**Figure 7-8. HOLD Timing**





## 8. Ordering Code Detail



## 9. Product Markings

### AT25080A, AT25160A, AT25320A and AT25640A: Automotive Package Marking Information

8-lead SOIC	8-lead TSSOP
 <p>Note: Lot Number and location of assembly on the bottom side of the package.</p>	 <p>Note: Lot Number, location of assembly and YWW date code on the bottom side of the package.</p>

Note 1: ● designates pin 1

Note 2: Package drawings are not to scale

Catalog Number Truncation			
AT25080A		Truncation Code #####: 080A	
AT25160A		Truncation Code #####: 160A	
AT25320A		Truncation Code #####: 320A	
AT25640A		Truncation Code #####: 640A	
Date Codes			Voltages
Y = Year	M = Month	WW = Work Week of Assembly	% = Minimum Voltage
4: 2014      8: 2018	A: January	02: Week 2	3: 2.7V min
5: 2015      9: 2019	B: February	04: Week 4	
6: 2016      0: 2020	...	...	
7: 2017      1: 2021	L: December	52: Week 52	
Country of Assembly		Lot Number	Grade/Lead Finish Material
@ = Country of Assembly		AAA...A = Atmel Wafer Lot Number	Q: Automotive/Matte Tin/SnAgCu
Trace Code			Atmel Truncation
XX = Trace Code (Atmel Lot Numbers Correspond to Code) Example: AA, AB.... YZ, ZZ			AT: Atmel ATM: Atmel ATML: Atmel

3/11/14

<b>Atmel</b> Package Mark Contact: DL-CSO-Assy_eng@atmel.com	<b>TITLE</b> <b>25080-16-32-640AAM</b> , AT25080A, AT25160A, AT25320A and AT25640A Automotive Package Marking Information	<b>DRAWING NO.</b> 25080-16-32-640AAM	<b>REV.</b> A
--	---	--	------------------

## 10. Ordering Information

Atmel Ordering Code	Lead Finish	Package	Voltage	Operation Range
AT25080AN-10SQ-2.7 <sup>(1)</sup>	Matte Tin Lead-free/Halogen-free	8S1	2.7V to 5.5V	Automotive Temperature (–40°C to 125°C)
AT25080A-10TQ-2.7 <sup>(1)</sup>		8X		
AT25160AN-10SQ-2.7 <sup>(2)</sup>	Matte Tin Lead-free/Halogen-free	8S1	2.7V to 5.5V	Automotive Temperature (–40°C to 125°C)
AT25160A-10TQ-2.7 <sup>(2)</sup>		8X		
AT25320AN-10SQ-2.7 <sup>(3)</sup>	Matte Tin Lead-free/Halogen-free	8S1	2.7V to 5.5V	Automotive Temperature (–40°C to 125°C)
AT25320A-10TQ-2.7 <sup>(3)</sup>		8X		
AT25640AN-10SQ-2.7 <sup>(4)</sup>	Matte Tin Lead-free/Halogen-free	8S1	2.7V to 5.5V	Automotive Temperature (–40°C to 125°C)
AT25640A-10TQ-2.7 <sup>(4)</sup>		8X		


Notes: 1. AT25080A is not recommended for new design; replaced by AT25080B Automotive.  
2. AT25160A is not recommended for new design; replaced by AT25160B Automotive.  
3. AT25320A is not recommended for new design; replaced by AT25320B Automotive.  
4. AT25640A is not recommended for new design; replaced by AT25640B Automotive.

Package Type	
8S1	8-lead, 0.15" wide, Plastic Gull Wing Small Outline (JEDEC SOIC)
8X	8-lead, 4.40mm body, Plastic Thin Shrink Small Outline Package (TSSOP)




## 11. Packaging Information

### 11.1 8S1 — 8-lead JEDEC SOIC



## 11.2 8-lead — 8-lead TSSOP



## 12. Revision History

Doc. Rev.	Date	Comments
5028E	10/2014	Added part markings and ordering code detail. Updated template, logos, and disclaimer page. No changes to functional specification. AT25080A not recommended for new design; replaced by AT25080B Automotive. AT25160A not recommended for new design; replaced by AT25160B Automotive.
5028D	08/2012	AT25320A not recommended for new design; replaced by AT25320B Automotive. AT25640A not recommended for new design; replaced by AT25640B Automotive.
5082D	09/2007	Updated to new template. Added overline to HOLD in Pin Configuration figure.
5082C	02/2007	Implemented revision history. Removed PDIP package offering. Removed Pb'd parts.



# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

## Microchip:

[AT25080A-W1.8-27](#) [AT25080AY6-YH18X6](#) [AT25080A-WU2727G3](#) [AT25080A-WU2.7-11](#) [AT25080A-WU2711L2](#)  
[AT25080A-WU2711E7](#) [AT25080A-WU1811L2](#) [AT25080A-WU1.8-7](#) [AT25080A-TU27BR](#)